

ABOV SEMICONDUCTOR Co., Ltd.
8-BIT MICROCONTROLLERS

MC96F7616A

User's Manual (Ver. 1.2)



REVISION HISTORY

VERSION 0.0 (February 21, 2012)

VERSION 1.0 (May 24, 2012)

Add a package type, "48 LQFP-0707".

Change 'Typx0.95/Typx1.05V (Min/Max)' to "LCD Mid Bias Voltage" in LCD Voltage Characteristics.

Change '2/5/10kHz (Min/Typ/Max)' to " f_{WDTRC} " in Internal WDTRC Oscillator Characteristics.

Change '0.2mA (Typ)' to " I_{IRC} " in Internal RC Oscillator Characteristics.

Change ' $\pm 1.5\%/\pm 2.5\%/\pm 3.5\%$ '($T_A = 0^\circ C - +70^\circ C / T_A = -20^\circ C - +85^\circ C / T_A = -40^\circ C - +85^\circ C @ 2.0V - 5.5V$) to "IRC's Tolerance" in Internal RC Oscillator Characteristics.

Change '1.79V (Max)' to "LVR 1.60V level's max value" in LVR/LVI Electrical Characteristics.

Change '10.0/15.0uA (Typ/Max)' to "Current consumption(both)" in LVR/LVI Characteristics.

Change '8.0/12.0uA (Typ/Max)' to "Current consumption(one of two)" in LVR/LVI Characteristics.

Change ' $V_{LVR} * 0.12mV$ (Max)' to "LVR/LVI Hysteresis" in LVR/LVI Electrical Characteristics.

Change '30V/mS (Max)' to "VDD Voltage Rising Time" in Power-on Reset Electrical Characteristics.

VERSION 1.1 (June 14, 2012)

Modified 48 LQFP package pin map.

VERSION 1.2 (August 30, 2012) This book

Change '150mV (Max)' to "LVR/LVI Hysteresis" in LVR/LVI Electrical Characteristics.

Change Typx0.93/Typx1.07V (Min/Max)' to "LCD Cap Bias VLC0/1/2/3 Voltage" in LCD Voltage Characteristics.

Version 1.2

Published by FAE Team

©2012 ABOV Semiconductor Co.,Ltd. All rights reserved.

Additional information of this manual may be served by ABOV Semiconductor offices in Korea or Distributors.

ABOV Semiconductor reserves the right to make changes to any information here in at any time without notice.

The information, diagrams and other data in this manual are correct and reliable; however, ABOV Semiconductor is in no way responsible for any violations of patents or other rights of the third party generated by the use of this manual.

Table of Contents

1. Overview	9
1.1 Description	9
1.2 Features	10
1.3 Ordering Information	11
1.4 Development Tools	12
2. Block Diagram.....	14
3. Pin Assignment	15
4. Package Diagram.....	17
5. Pin Description.....	19
6. Port Structures	23
6.1 General Purpose I/O Port.....	23
6.2 External Interrupt I/O Port.....	24
7. Electrical Characteristics	25
7.1 Absolute Maximum Ratings.....	25
7.2 Recommended Operating Conditions	25
7.3 A/D Converter Characteristics	26
7.4 Power-On Reset Characteristics	26
7.5 Low Voltage Reset and Low Voltage Indicator Characteristics	27
7.6 Internal RC Oscillator Characteristics.....	28
7.7 Internal Watch-Dog Timer RC Oscillator Characteristics.....	28
7.8 LCD Voltage Characteristics	29
7.9 DC Characteristics	31
7.10 AC Characteristics.....	32
7.11 UART Characteristics	33
7.12 Data Retention Voltage in Stop Mode	34
7.13 Internal Flash Rom Characteristics	35
7.14 Input/Output Capacitance.....	35
7.15 Main Clock Oscillator Characteristics	36
7.16 Sub Clock Oscillator Characteristics	37
7.17 Main Oscillation Stabilization Characteristics	38
7.18 Sub Oscillation Characteristics.....	38
7.19 Operating Voltage Range	39
7.20 Recommended Circuit and Layout	40
7.21 Typical Characteristics	41
8. Memory	44
8.1 Program Memory.....	44
8.2 Data Memory	46
8.3 XRAM Memory	48
8.4 SFR Map	49
9. I/O Ports.....	56
9.1 I/O Ports	56
9.2 Port Register	56
9.3 P0 Port	59
9.4 P1 Port	61
9.5 P2 Port	63
9.6 P3 Port	64
9.7 P4 Port	66

9.8 P6 Port	67
9.9 P7 Port	68
9.10 P8 Port	69
9.11 P9 Port	70
9.12 Port Function.....	71
10. Interrupt Controller	79
10.1 Overview	79
10.2 External Interrupt.....	80
10.3 Block Diagram.....	81
10.4 Interrupt Vector Table.....	82
10.5 Interrupt Sequence	82
10.6 Effective Timing after Controlling Interrupt Bit	84
10.7 Multi Interrupt	85
10.8 Interrupt Enable Accept Timing	86
10.9 Interrupt Service Routine Address.....	86
10.10 Saving/Restore General-Purpose Registers.....	86
10.11 Interrupt Timing	87
10.12 Interrupt Register Overview	87
10.13 Interrupt Register Description.....	89
11. Peripheral Hardware	95
11.1 Clock Generator	95
11.2 Basic Interval Timer.....	99
11.3 Watch Dog Timer	102
11.4 Watch Timer.....	105
11.5 Timer 0	108
11.6 Timer 1	118
11.7 Timer 2	127
11.8 Timer 3	134
11.9 Buzzer Driver.....	143
11.10 12-Bit A/D Converter	145
11.11 UART.....	150
11.12 LCD Driver.....	164
12. Power Down Operation	178
12.1 Overview	178
12.2 Peripheral Operation in IDLE/STOP Mode	178
12.3 IDLE Mode	179
12.4 STOP Mode.....	180
12.5 Release Operation of STOP Mode	181
13. RESET	183
13.1 Overview	183
13.2 Reset Source.....	183
13.3 RESET Block Diagram	183
13.4 RESET Noise Canceller	184
13.5 Power On RESET	184
13.6 External RESETB Input.....	187
13.7 Brown Out Detector Processor.....	188
13.8 LVI Block Diagram.....	189
14. On-chip Debug System	193
14.1 Overview	193
14.2 Two-Pin External Interface	194
15. Flash Memory	199

15.1 Overview	199
16. Configure Option	210
16.1 Configure Option Control Register	210
17. APPENDIX.....	211

List of Figures

Figure 1.1 OCD Debugger and Pin Description	12
Figure 1.2 PGMplusUSB (Single Writer).....	13
Figure 1.3 StandAlone PGMplus (Single Writer).....	13
Figure 1.4 StandAlone Gang8 (for Mass Production)	13
Figure 2.1 MC96F7616A Block Diagram	14
Figure 3.1 MC96F7616AL 64LQFP-1010 Pin Assignment	15
Figure 3.2 MC96F7416AL 48LQFP-0707 Pin Assignment	16
Figure 4.1 64-Pin LQFP Package	17
Figure 4.2 48-Pin LQFP Package	18
Figure 6.1 General Purpose I/O Port	23
Figure 6.2 External Interrupt I/O Port.....	24
Figure 7.1 Input Timing for RESETB	32
Figure 7.2 Input Timing for External Interrupts.....	32
Figure 7.3 Input Timing for EC0.....	32
Figure 7.4 REM Timing	33
Figure 7.5 Waveform for UART Timing Characteristics	33
Figure 7.6 Timing Waveform for the UART Module	33
Figure 7.7 Stop Mode Release Timing when Initiated by an Interrupt	34
Figure 7.8 Stop Mode Release Timing when Initiated by RESETB	34
Figure 7.9 Crystal/Ceramic Oscillator	36
Figure 7.10 External Clock.....	36
Figure 7.11 Crystal Oscillator.....	37
Figure 7.12 External Clock.....	37
Figure 7.13 Clock Timing Measurement at XIN	38
Figure 7.14 Clock Timing Measurement at SXIN	38
Figure 7.15 Operating Voltage Range	39
Figure 7.16 Recommended Circuit and Layout.....	40
Figure 7.17 RUN (IDD1) Currnet	41
Figure 7.18 IDLE (IDD2) Current	41
Figure 7.19 SUB RUN (IDD3) Current	42
Figure 7.20 SUB IDLE (IDD4) Currnet.....	42
Figure 7.21 STOP (IDD5) Current	43
Figure 8.1 Program Memory	45
Figure 8.2 Data Memory Map	46
Figure 8.3 Lower 128 Bytes RAM	47
Figure 8.4 XDATA Memory Area	48
Figure 10.1 External Interrupt Description	80
Figure 10.2 Block Diagram of Interrupt	81
Figure 10.3 Interrupt Vector Address Table	83
Figure 10.4 Effective Timing of Interrupt Enable Register.....	84

Figure 10.5 Effective Timing of Interrupt Flag Register.....	84
Figure 10.6 Effective Timing of Interrupt	85
Figure 10.7 Interrupt Response Timing Diagram	86
Figure 10.8 Correspondence between Vector Table Address and the Entry Address of ISP	86
Figure 10.9 Saving/Restore Process Diagram and Sample Source	86
Figure 10.10 Timing Chart of Interrupt Acceptance and Interrupt Return Instruction.....	87
Figure 11.1 Clock Generator Block Diagram	95
Figure 11.2 Basic Interval Timer Block Diagram.....	99
Figure 11.3 Watch Dog Timer Interrupt Timing Waveform.....	102
Figure 11.4 Watch Dog Timer Block Diagram.....	103
Figure 11.5 Watch Timer Block Diagram	105
Figure 11.6 8-Bit Timer/Counter Mode for Timer 0	109
Figure 11.7 8-Bit Timer/Counter 0 Example.....	110
Figure 11.8 8-Bit PWM Mode for Timer 0	111
Figure 11.9 PWM Output Waveforms in PWM Mode for Timer 0	112
Figure 11.10 8-Bit Capture Mode for Timer 0	113
Figure 11.11 Input Capture Mode Operation for Timer 0	114
Figure 11.12 Express Timer Overflow in Capture Mode	114
Figure 11.13 8-Bit Timer 0 Block Diagram	115
Figure 11.14 8-Bit Timer/Counter Mode for Timer 1	119
Figure 11.15 8-Bit Timer/Counter 1 Example.....	120
Figure 11.16 8-Bit Timer/Counter 1 Counter Operation	120
Figure 11.17 Carrier Mode for Timer 1.....	121
Figure 11.18 Carrier Output Waveforms in Repeat Mode for Timer 1	123
Figure 11.19 8-Bit Timer 1 Block Diagram	124
Figure 11.20 16-Bit Timer/Counter Mode for Timer 2	128
Figure 11.21 16-Bit Timer/Counter 2 Example.....	129
Figure 11.22 16-Bit Timer 2 Block Diagram	130
Figure 11.23 16-Bit Timer/Counter Mode for Timer 3	135
Figure 11.24 16-Bit Timer/Counter 3 Example.....	136
Figure 11.25 16-Bit Capture Mode for Timer 3	137
Figure 11.26 Input Capture Mode Operation for Timer 3	138
Figure 11.27 Express Timer Overflow in Capture Mode	138
Figure 11.28 16-Bit Timer 3 Block Diagram	139
Figure 11.29 Buzzer Driver Block Diagram.....	143
Figure 11.30 12-bit ADC Block Diagram	145
Figure 11.31 A/D Analog Input Pin with Capacitor.....	146
Figure 11.32 A/D Power (AVDD) Pin with Capacitor.....	146
Figure 11.33 ADC Operation for Align Bit	146
Figure 11.34 A/D Converter Operation Flow.....	147
Figure 11.35 UART Block Diagram.....	151
Figure 11.36 Clock Generation Block Diagram	152
Figure 11.37 Frame Format	153
Figure 11.38 Start Bit Sampling	157
Figure 11.39 Sampling of Data and Parity Bit	157
Figure 11.40 Stop Bit Sampling and Next Start Bit Sampling	158
Figure 11.41 LCD Circuit Block Diagram	165
Figure 11.42 LCD Signal Waveforms (Static)	166

Figure 11.43 LCD Signal Waveforms (1/2Duty, 1/2Bias)	167
Figure 11.44 LCD Signal Waveforms (1/3Duty, 1/3Bias)	168
Figure 11.45 LCD Signal Waveforms (1/4Duty, 1/3Bias)	169
Figure 11.46 LCD Signal Waveforms (1/8Duty, 1/4Bias)	170
Figure 11.47 Internal Resistor Bias Connection.....	171
Figure 11.48 External Resistor Bias Connection	172
Figure 11.49 Capacitor Bias Connection	173
Figure 11.50 LCD Circuit Block Diagram	174
Figure 12.1 IDLE Mode Release Timing by External Interrupt.....	179
Figure 12.2 STOP Mode Release Timing by External Interrupt	180
Figure 12.3 STOP Mode Release Flow	181
Figure 13.1 RESET Block Diagram	183
Figure 13.2 Reset noise canceller timer diagram.....	184
Figure 13.3 Fast VDD Rising Time	184
Figure 13.4 Internal RESET Release Timing On Power-Up	184
Figure 13.5 Configuration Timing when Power-on.....	185
Figure 13.6 Boot Process Wave Form	185
Figure 13.7 Timing Diagram after RESET	187
Figure 13.8 Oscillator generating waveform example	187
Figure 13.9 Block Diagram of BOD.....	188
Figure 13.10 Internal Reset at the power fail situation	188
Figure 13.11 Configuration timing when BOD RESET.....	189
Figure 13.12 LVI Diagram.....	189
Figure 14.1 Block Diagram of On-Chip Debug System.....	194
Figure 14.2 10-bit Transmission Packet.....	195
Figure 14.3 Data Transfer on the Twin Bus	195
Figure 14.4 Bit Transfer on the Serial Bus	196
Figure 14.5 Start and Stop Condition.....	196
Figure 14.6 Acknowledge on the Serial Bus	197
Figure 14.7 Clock Synchronization during Wait Procedure.....	197
Figure 14.8 Connection of Transmission	198
Figure 15.1 Flash Program ROM Structure	200

List of Tables

Table 1-1 Ordering Information of MC96F7616A.....	11
Table 5-1 Normal pin description	19
Table 7-1 Absolute Maximum Ratings	25
Table 7-2 Recommended Operating Conditions.....	25
Table 7-3 A/D Converter Characteristics	26
Table 7-4 Power-On Reset Characteristics.....	26
Table 7-5 LVR and LVI Characteristics.....	27
Table 7-6 Internal RC Oscillator Characteristics	28
Table 7-7 Internal WDTRC Oscillator Characteristics	28
Table 7-8 LCD Voltage Characteristics.....	29
Table 7-9 DC Characteristics	31

Table 7-10 AC Characteristics	32
Table 7-11 UART Characteristics	33
Table 7-12 Data Retention Voltage in Stop Mode.....	34
Table 7-13 Internal Flash Rom Characteristics.....	35
Table 7-14 Input/Output Capacitance	35
Table 7-15 Main Clock Oscillator Characteristics	36
Table 7-16 Sub Clock Oscillator Characteristics.....	37
Table 7-17 Main Oscillation Stabilization Characteristics.....	38
Table 7-18 Sub Oscillation Stabilization Characteristics.....	38
Table 8-1 SFR Map Summary	49
Table 8-2 SFR Map.....	50
Table 9-1 Port Register Map.....	57
Table 10-1 Interrupt Group Priority Level.....	79
Table 10-2 Interrupt Vector Address Table	82
Table 10-3 Interrupt Register Map	89
Table 11-1 Clock Generator Register Map	96
Table 11-2 Basic Interval Timer Register Map.....	100
Table 11-3 Watch Dog Timer Register Map.....	103
Table 11-4 Watch Timer Register Map	106
Table 11-5 Timer 0 Operating Modes	108
Table 11-6 Timer 0 Register Map	116
Table 11-7 Timer 1 Operating Modes	118
Table 11-8 Timer 1 Register Map	124
Table 11-9 Timer 2 Operating Modes	127
Table 11-10 Timer 2 Register Map	130
Table 11-11 Timer 3 Operating Modes	134
Table 11-12 Timer 3 Register Map	139
Table 11-13 Buzzer Frequency at 8 MHz	143
Table 11-14 Buzzer Driver Register Map	144
Table 11-15 ADC Register Map	147
Table 11-16 Equations for Calculating Baud Rate Register Setting.....	152
Table 11-17 UART Register Map.....	158
Table 11-18 Examples of UARTBD Settings for Commonly Used Oscillator Frequencies	163
Table 11-19 LCD Register Map	174
Table 11-20 LCD Frame Frequency	176
Table 12-1 Peripheral Operation during Power Down Mode.....	178
Table 12-2 Power Down Operation Register Map	182
Table 13-1 Reset State	183
Table 13-2 Boot Process Description.....	186
Table 13-3 Reset Operation Register Map	190
Table 15-1 Flash Memory Register Map.....	201
Table 15-2 Protection Area size.....	204

MC96F7616A

CMOS SINGLE-CHIP 8-BIT MICROCONTROLLER WITH 12-BIT A/D CONVERTER

1. Overview

1.1 Description

The MC96F7616A is advanced CMOS 8-bit microcontroller with 16K bytes of FLASH. This is powerful microcontroller which provides a highly flexible and cost effective solution to many embedded control applications. This provides the following features : 16K bytes of FLASH, 256 bytes of IRAM, 256 bytes of XRAM, general purpose I/O, basic interval timer, watchdog timer, 8/16-bit timer/counter, carrier generation, 8-bit PWM output, watch timer, buzzer driving port, UART, 12-bit A/D converter, LCD driver, on-chip POR, LVR, LVI, on-chip oscillator and clock circuitry. The MC96F7616A also supports power saving modes to reduce power consumption.

Device Name	FLASH	XRAM	IRAM	ADC	I/O PORT	Package
MC96F7616AL	16K bytes	256 bytes	256 bytes	8ch 4ch	57 41	64 LQFP 48 LQFP
MC96F7416AL						

1.2 Features

- **CPU**
 - 8 Bit CISC Core (8051 Compatible)
- **ROM (FLASH) Capacity**
 - 16K bytes
 - Flash with self read/write capability
 - On chip debug and In-system programming (ISP)
 - Endurance : 100,000 times
- **256 Bytes IRAM**
- **256 Bytes XRAM**
 - (37 Bytes including LCD display RAM)
- **General Purpose I/O (GPIO)**
 - Normal I/O : 21 Ports
(P0[3], P0[7], P1, P2[7:4], P3[0], P3[4:3], P9[3:0])
 - LCD shared I/O : 36 Ports
(P2[3:0], P4, P6, P7, P8)
- **Basic Interval Timer (BIT)**
 - 8Bit × 1ch
- **Watch Dog Timer (WDT)**
 - 8Bit × 1ch
 - 5kHz internal RC oscillator
- **Timer/ Counter**
 - 8Bit × 2ch (T0/T1), 16Bit × 2ch (T2/T3)
- **Carrier Generation**
 - Carrier Generation (by T1), T3 Clock source
- **PWM**
 - 8Bit × 1ch (by T0)
- **Watch Timer (WT)**
 - 3.91mS/0.25S/0.5S/1S/1M interval at 32.768kHz
- **Buzzer**
 - 8Bit × 1ch
- **UART**
 - 8Bit × 1ch
- **12 Bit A/D Converter**
 - 8 Input channels
- **LCD Driver**
 - 22 Segments and 8 Common terminals
 - Internal or external resistor bias
 - Capacitor bias (Voltage boost)
 - 16-step contrast control
 - Static, 2, 3, 4, 5, 6, and 8 duty selectable
 - 1/2, 1/3, and 1/4 bias selectable
- **Power On Reset**
 - Reset release level (1.4V)
- **Low Voltage Reset**
 - 14 level detect (1.60V/ 2.00V/ 2.10V/ 2.20V/ 2.32V/ 2.44V/ 2.59V/ 2.75V/ 2.93V/ 3.14V/ 3.38V/ 3.67V/ 4.00V/ 4.40V)
- **Low Voltage Indicator**
 - 13 level detect (2.00V/ 2.10V/ 2.20V/ 2.32V/ 2.44V/ 2.59V/ 2.75V/ 2.93V/ 3.14V/ 3.38V/ 3.67V/ 4.00V/ 4.40V)
 - External reference detect
- **Interrupt Sources**
 - External Interrupts
(EINT0~7, EINT10, EINT13) (3)
 - Timer(0/1/2/3) (5)
 - WDT (1)
 - BIT (1)
 - WT (1)
 - UART(TX/RX) (2)
 - ADC (1)
- **Internal RC Oscillator**
 - Internal RC frequency:
4MHz ± 1.5% (TA = 0 ~ + 70 °C)
- **Power Down Mode**
 - STOP, IDLE mode
- **Operating Voltage and Frequency**
 - 1.8V ~ 5.5V (@ 32 ~ 38kHz with X-tal)
 - 1.8V ~ 5.5V (@ 0.4 ~ 4.2MHz with X-tal)
 - 2.7V ~ 5.5V (@ 0.4 ~ 10.0MHz with X-tal)
 - 3.0V ~ 5.5V (@ 0.4 ~ 12.0MHz with X-tal)
 - Voltage dropout converter included for core
- **Minimum Instruction Execution Time**
 - 167nS (@ 12MHz main clock)
 - 61μS (@ 32.768kHz sub clock)
- **Operating Temperature: - 40 ~ + 85°C**
- **Oscillator Type**
 - 0.4-12MHz Crystal or Ceramic for main clock
 - 32.768kHz Crystal for sub clock
- **Package Type**
 - 64 LQFP-1010
 - 48 LQFP-0707

1.3 Ordering Information

Table 1-1 Ordering Information of MC96F7616A

Device name	ROM size	IRAM size	XRAM size	Package
MC96F7616AL	16K bytes FLASH	256 bytes	256 bytes	64 LQFP
MC96F7416AL				48 LQFP

1.4 Development Tools

1.4.1 Compiler

We do not provide the compiler. Please contact the third parties.

The core of MC96F7616A is Mentor 8051. And, device ROM size is smaller than 64K bytes. Developer can use all kinds of third party's standard 8051 compiler.

1.4.2 OCD emulator and debugger

The OCD (On Chip Debug) emulator supports ABOV Semiconductor's 8051 series MCU emulation.

The OCD interface uses two-wire interfacing between PC and MCU which is attached to user's system. The OCD can read or change the value of MCU internal memory and I/O peripherals. And the OCD also controls MCU internal debugging logic, it means OCD controls emulation, step run, monitoring, etc.

The OCD Debugger program works on Microsoft-Windows NT, 2000, XP, Vista (32bit) operating system.

If you want to see more details, please refer to OCD debugger manual. You can download debugger S/W and manual from our web-site.

Connection:

- DSCL (MC96F7616A P23 port)
- DSDA (MC96F7616A P22 port)

OCD connector diagram: Connect OCD with user system



Figure 1.1 OCD Debugger and Pin Description

1.4.3 Programmer

Single programmer:

PGMplus USB: It programs MCU device directly.



Figure 1.2 PGMplusUSB (Single Writer)

StandAlone PGMplus: It programs MCU device directly.



Figure 1.3 StandAlone PGMplus (Single Writer)

OCD emulator: It can write code in MCU device too, because OCD debugging supports ISP (In System Programming).

It does not require additional H/W, except developer's target system.

Gang programmer:

It programs 8 MCU devices at once.

So, it is mainly used in mass production line.

Gang programmer is standalone type, it means it does not require host PC, after a program is downloaded from host PC to Gang programmer.



Figure 1.4 StandAlone Gang8 (for Mass Production)

2. Block Diagram




Figure 2.1 MC96F7616A Block Diagram

NOTE) The P11-P15, P20-P21, P24, P33-P34, P84-P87 and P92-P93 are not in the 48-pin package.

3. Pin Assignment




Figure 3.1 MC96F7616AL 64LQFP-1010 Pin Assignment

NOTE) On On-Chip Debugging, ISP uses P2[2:3] pin as DSDA, DSCL.




Figure 3.2 MC96F7416AL 48LQFP-0707 Pin Assignment

- NOTES)
1. On On-Chip Debugging, ISP uses P2[2:3] pin as DSDA, DSCL.
 2. The P11-P15, P20-P21, P24, P33-P34, P84-P87 and P92-P93 pins should be selected as a push-pull output or an input with pull-up resistor by software control when the 48-pin package is used.

4. Package Diagram




Figure 4.1 64-Pin LQFP Package




Figure 4.2 48-Pin LQFP Package

5. Pin Description

Table 5-1 Normal pin description

PIN Name	I/O	Function	@RESET	Shared with
P03	I/O	Port 0 is a bit-programmable I/O port which can be configured as a schmitt-trigger input, a push-pull output, or an open-drain output. A pull-up resistor can be specified in 1-bit unit.	Input	BUZO
P07				REM
P10	I/O	Port 1 is a bit-programmable I/O port which can be configured as a schmitt-trigger input, a push-pull output, or an open-drain output. A pull-up resistor can be specified in 1-bit unit. The P11 – P15 are not in the 48-Pin package.	Input	EINT0/AN4
P11				EINT1/AN5
P12				EINT2/AN6
P13				EINT3/AN7
P14				EINT4
P15				EINT5
P16				EINT6
P17				EINT7
P20				SEG33
P21	I/O	Port 2 is a bit-programmable I/O port which can be configured as an input, a push-pull output, or an open-drain output. A pull-up resistor can be specified in 1-bit unit. The P20 – P21 and P24 are not in the 48-Pin package.	Input	SEG34
P22				SEG35/DSDA
P23				SEG36/DSCL
P24				AN0
P25				AN1
P26				AN2
P27				AN3
P30	I/O	Port 3 is a bit-programmable I/O port which can be configured as an input (P30: Schmitt trigger input), a push-pull output, or an open-drain output. A pull-up resistor can be specified in 1-bit unit. The P33-P34 is not in the 48-Pin package.	Input	EINT13/LVIREF
P33				TXD
P34				RXD
P40	I/O	Port 4 is a bit-programmable I/O port which can be configured as an input, a push-pull output, or an open-drain output. A pull-up resistor can be specified in 1-bit unit.	Input	VLC0
P41				VLC1
P42				VLC2
P43				VLC3
P44				CAPH
P45				CAPL
P46				COM0
P47				COM1/SEG0

Table 5-1 Normal pin description (Continued)

PIN Name	I/O	Function	@RESET	Shared with
P60	I/O	Port 6 is a bit-programmable I/O port which can be configured as an input, a push-pull output, or an open-drain output. A pull-up resistor can be specified in 1-bit unit.	Input	SEG17
P61				SEG18
P62				SEG19
P63				SEG20
P64				SEG21
P65				SEG22
P66				SEG23
P67				SEG24
P70	I/O	Port 7 is a bit-programmable I/O port which can be configured as an input or a push-pull output. A pull-up resistor can be specified in 1-bit unit.	Input	SEG9
P71				SEG10
P72				SEG11
P73				SEG12
P74				SEG13
P75				SEG14
P76				SEG15
P77				SEG16
P80	I/O	Port 8 is a bit-programmable I/O port which can be configured as an input or a push-pull output. A pull-up resistor can be specified in 1-bit unit. The P84 – P87 are not in the 48-Pin package.	Input	COM2/SEG1
P81				COM3/SEG2
P82				COM4/SEG3
P83				COM5/SEG4
P84				COM6/SEG5
P85				COM7/SEG6
P86				SEG7
P87				SEG8
P90	I/O	Port 9 is a bit-programmable I/O port which can be configured as an input, a push-pull output, or an open-drain output. A pull-up resistor can be specified in 1-bit unit The P92 – P93 are not in the 48-Pin package.	Input	XIN
P91				XOUT
P92				RESETB/EC0
P93				T0O/PWM0O/EINT10

Table 5-1 Normal pin description (Continued)

PIN Name	I/O	Function	@RESET	Shared with
EINT10	I/O	External interrupt input and Timer 0 capture input	Input	P93/T0O/PWM0O
EINT13	I/O	External interrupt input and Timer 3 capture input	Input	P30/LVIREF
EINT0	I/O	External interrupt inputs	Input	P10/AN4
EINT1				P11/AN5
EINT2				P12/AN6
EINT3				P13/AN7
EINT4				P14
EINT5				P15
EINT6				P16
EINT7				P17
T0O	I/O	Timer 0 interval output	Input	P93/PWM0O/EINT10
REM	I/O	Carrier generation output	Input	P07
PWM0O	I/O	Timer 0 PWM output	Input	P93/T0O/EINT10
EC0	I/O	Timer 0 event count input	Input	P92/RESETB
BUZO	I/O	Buzzer signal output	Input	P03
TXD	I/O	UART data output	Input	P33
RXD	I/O	UART data input	Input	P34
AN0–AN3	I/O	A/D converter analog input channels	Input	P24–P27
AN4–AN7				P10/EINT0–P13/EINT3
LVIREF	I/O	Low Voltage Indicator reference voltage	Input	P30/EINT13
VLC0–VLC3	I/O	LCD bias voltage pins	Input	P40–P43
CAPH	I/O	Capacitor terminals for voltage booster	Input	P44
CAPL				P45
COM0	I/O	LCD common signal output	Input	P46
COM1				P47/SEG0
COM2–COM7				P80/SEG1–P85/SEG6

Table 5-1 Normal pin description (Continued)

PIN Name	I/O	Function	@RESET	Shared with
SEG0	I/O	LCD segment signal output	Input	P47/COM1
SEG1–SEG6				P80/COM2–P85/COM7
SEG7–SEG8				P86–P87
SEG9–SEG16				P70–P77
SEG17–SEG24				P60–P67
SEG33–SEG34				P20–P21
SEG35				P22/DSDA
SEG36				P23/DSCL
RESETB	I/O	System reset pin with a pull-up resistor when it is selected as the RESETB by "CONFIGURE OPTION"	Input	P92/EC0
DSDA	I/O	On chip debugger data input/output ^(NOTE3,4)	Input	P22/SEG35
DSCL	I/O	On chip debugger clock input ^(NOTE3,4)	Input	P23/SEG36
XIN	I/O	Main oscillator pins	Input	P90
XOUT				P91
SXIN	I/O	Sub oscillator pins	Input	–
SXOUT				–
VREG	–	Regulator voltage output for sub clock 0.1µF capacitor needed	–	–
AVREF	–	A/D converter reference voltage	–	–
AVSS	–	A/D converter ground	–	–
VDD, VSS	–	Power input pins	–	–

- NOTES) 1. The P11-P15, P20-P21, P24, P33-P34, P84-P87 and P92-P93 are not in the 48-pin package.
 2. The P92/RESETB/EC0 pin is configured as one of the P92/EC0 and the RESETB pin by the "CONFIGURE OPTION".
 3. The P90/XIN and P91/XOUT pins are configured as a function pin by software control.
 4. If the P22/SEG35/DSDA and P23/SEG36/DSCL pins are connected to an emulator during reset or power-on reset, the pins are automatically configured as the debugger pins.
 5. The P22/SEG35/DSDA and P23/SEG36/DSCL pins are configured as inputs with internal pull-up resistor only during the reset or power-on reset.

6. Port Structures

6.1 General Purpose I/O Port




Figure 6.1 General Purpose I/O Port

6.2 External Interrupt I/O Port




Figure 6.2 External Interrupt I/O Port

7. Electrical Characteristics

7.1 Absolute Maximum Ratings

Table 7-1 Absolute Maximum Ratings

Parameter	Symbol	Rating	Unit	Note
Supply Voltage	VDD	-0.3 ~ +6.5	V	—
Normal Voltage Pin	V _I	-0.3 ~ VDD+0.3	V	Voltage on any pin with respect to VSS
	V _O	-0.3 ~ VDD+0.3	V	
	I _{OH}	-10	mA	Maximum current output sourced by (I _{OH} per I/O pin)
	ΣI _{OH}	-80	mA	Maximum current (ΣI _{OH})
	I _{OL}	60	mA	Maximum current sunk by (I _{OL} per I/O pin)
	ΣI _{OL}	120	mA	Maximum current (ΣI _{OL})
Total Power Dissipation	P _T	600	mW	—
Storage Temperature	T _{STG}	-65 ~ +150	°C	—

Note) Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

7.2 Recommended Operating Conditions

Table 7-2 Recommended Operating Conditions

(T_A= -40°C ~ +85°C)

Parameter	Symbol	Conditions		MIN	TYP	MAX	Unit
Supply Voltage	VDD	f _X = 32 ~ 38kHz	SX-tal	1.8	—	5.5	V
		f _X = 0.4 ~ 4.2MHz	X-tal, Internal RC	1.8	—	5.5	
		f _X = 0.4 ~ 10.0MHz		2.7	—	5.5	
		f _X = 0.4 ~ 12.0MHz		3.0	—	5.5	
Operating Temperature	T _{OPR}	VDD= 1.8 ~ 5.5V		-40	—	85	°C

7.3 A/D Converter Characteristics

Table 7-3 A/D Converter Characteristics

($T_A = -40^\circ\text{C} \sim +85^\circ\text{C}$, $VDD = 1.8\text{V} \sim 5.5\text{V}$, $VSS = 0\text{V}$)

Parameter	Symbol	Conditions		MIN	TYP	MAX	Unit
Resolution	-	-		--	12	-	bit
Integral Linear Error	ILE	AVREF= 2.7V – 5.5V fx= 8MHz		-	-	± 4	LSB
Differential Linearity Error	DLE			-	-	± 1	
Zero Offset Error	ZOE			-	-	± 3	
Full Scale Error	FSE			-	-	± 3	
Conversion Time	t _{CON}	12bit resolution, fx=8MHz		20	-	-	μS
Analog Input Voltage	V _{AN}	-		AVSS	-	AVREF	V
Analog Reference Voltage	AVREF	-		1.8	-	VDD	
Analog Ground Voltage	AVSS	-		VSS	-	VSS+0.3	
VDD18	-	-		-	1.8	-	V
Analog Input Leakage Current	I _{AN}	AVREF= 5.12V		-	-	10	μA
ADC Operating Current	I _{ADC}	Enable	VDD = 5.12V	-	1	2	mA
		Disable		-	-	0.1	μA

- Notes) 1. Zero offset error is the difference between 000000000000 and the converted output for zero input voltage(VSS);
 2. Full scale error is the difference between 111111111111 and the converted output for full-scale input voltage (AVREF)

7.4 Power-On Reset Characteristics

Table 7-4 Power-On Reset Characteristics

($T_A = -40^\circ\text{C} \sim +85^\circ\text{C}$, $VDD = 1.8\text{V} \sim 5.5\text{V}$, $VSS = 0\text{V}$)

Parameter	Symbol	Conditions	MIN	TYP	MAX	Unit
RESET Release Level	V _{POR}	-	-	1.4	-	V
VDD Voltage Rising Time	t _R	-	0.05	-	30.0	V/mS
POR Current	I _{POR}	-	-	0.2	-	μA

7.5 Low Voltage Reset and Low Voltage Indicator Characteristics

Table 7-5 LVR and LVI Characteristics

($T_A = -40^\circ\text{C} \sim +85^\circ\text{C}$, $VDD = 1.8\text{V} \sim 5.5\text{V}$, $VSS = 0\text{V}$)

Parameter	Symbol	Conditions	MIN	TYP	MAX	Unit	
Detection Level	V_{LVR} V_{LVI}	The LVR can select all levels but LVI can select other levels except 1.60V.	—	1.60	1.79	V	
			1.85	2.00	2.15		
			1.95	2.10	2.25		
			2.05	2.20	2.35		
			2.17	2.32	2.47		
			2.29	2.44	2.59		
			2.39	2.59	2.79		
			2.55	2.75	2.95		
			2.73	2.93	3.13		
			2.94	3.14	3.34		
			3.18	3.38	3.58		
			3.37	3.67	3.97		
			3.70	4.00	4.30		
			4.10	4.40	4.70		
Hysteresis	ΔV	—	—	50	150	mV	
Minimum Pulse Width	t_{LW}	—	100	—	—	μs	
LVR and LVI Current	I_{BL}	Enable (Both)	VDD= 3V	—	10.0	15.0	μA
		Enable (One of two)		—	8.0	12.0	
		Disable (Both)		—	—	0.1	

7.6 Internal RC Oscillator Characteristics

Table 7-6 Internal RC Oscillator Characteristics

($T_A = -40^\circ\text{C} \sim +85^\circ\text{C}$, $VDD = 1.8\text{V} \sim 5.5\text{V}$, $VSS = 0\text{V}$)

Parameter	Symbol	Conditions	MIN	TYP	MAX	Unit
Frequency	f_{IRC}	$VDD = 2.0\text{V} \sim 5.5\text{V}$	—	4.0	—	MHz
Tolerance	—	$T_A = 0^\circ\text{C} \sim +70^\circ\text{C}$	—	—	± 1.5	%
		$T_A = -20^\circ\text{C} \sim +85^\circ\text{C}$	—	—	± 2.5	
		$T_A = -40^\circ\text{C} \sim +85^\circ\text{C}$	—	—	± 3.5	
Clock Duty Ratio	TOD	—	40	50	60	%
Stabilization Time	t_{FS}	—	—	—	100	μs
IRC Current	I_{IRC}	Enable	—	0.2	—	mA
		Disable	—	—	0.1	μA

7.7 Internal Watch-Dog Timer RC Oscillator Characteristics

Table 7-7 Internal WDTRC Oscillator Characteristics

($T_A = -40^\circ\text{C} \sim +85^\circ\text{C}$, $VDD = 1.8\text{V} \sim 5.5\text{V}$, $VSS = 0\text{V}$)

Parameter	Symbol	Conditions	MIN	TYP	MAX	Unit
Frequency	f_{WDTRC}	—	2	5	10	kHz
Stabilization Time	t_{WDTS}	—	—	—	1	$\text{m}\mu\text{s}$
WDTRC Current	I_{WDTRC}	Enable	—	1	—	μA
		Disable	—	—	0.1	

7.8 LCD Voltage Characteristics

Table 7-8 LCD Voltage Characteristics

($T_A = -40^\circ\text{C} \sim +85^\circ\text{C}$, $VDD = 2.0\text{V} \sim 5.5\text{V}$, $VSS = 0\text{V}$)

Parameter	Symbol	Conditions	Min	Typ	Max	Units
LCD Voltage	VLC3	Voltage booster enabled, 1/2,1/3 bias	LCDCCR=0000b	Typx0.93	1.000	Typx1.07
			LCDCCR=0001b		1.045	
			LCDCCR=0010b		1.090	
			LCDCCR=0011b		1.135	
			LCDCCR=0100b		1.180	
			LCDCCR=0101b		1.225	
			LCDCCR=0110b		1.270	
			LCDCCR=0111b		1.315	
			LCDCCR=1000b		1.360	
			LCDCCR=1001b		1.405	
			LCDCCR=1010b		1.450	
			LCDCCR=1011b		1.500	
			LCDCCR=1100b		1.550	
			LCDCCR=1101b		1.600	
			LCDCCR=1110b		1.650	
			LCDCCR=1111b		1.700	
LCD Mid Bias Voltage	VLC0/1/2	Voltage booster enabled, 1/2 bias, No panel load, $VDD=3\text{V}$	Typx0.93	2xVLC3	Typx1.07	V
	VLC0/1	Voltage booster enabled, 1/3 bias, No panel load, $VDD=3\text{V}$	Typx0.93	3xVLC3	Typx1.07	V
	VLC2		Typx0.93	2xVLC3	Typx1.07	
	VLC1	Voltage booster disabled, $VDD=2.7\text{V to } 5.5\text{V}$, 1/4 bias, LCD clock = 0Hz, $VLC0=VDD$	Typx0.95	0.75xVDD	Typx1.05	V
	VLC2		Typx0.95	0.5xVDD	Typx1.05	
	VLC3		Typx0.95	0.25xVDD	Typx1.05	
LCD Driver Output Impedance	RLO	VLCD=3V, ILOAD= $\pm 10\mu\text{A}$	—	5	10	k Ω
LCD Bias Dividing Resistor	RLCD	Internal resistor mode, $T_A = 25^\circ\text{C}$	40	60	80	
LCD Block Current	ILCD	Voltage booster mode, $VDD=3\text{V}$, VLCD=3.15V, 1/3Bias	—	3	6	uA

Note) It is middle output voltage when the VDD and the V_{LC0} node are connected in the case of resistor bias.

Table 7-8 LCD Voltage Characteristics(Continued)

(TA= -40°C ~ +85°C, VDD= 2.0V ~ 5.5V, VSS= 0V)

Parameter	Symbol	Conditions	Min	Typ	Max	Units
LCD Voltage	VLC3	Voltage booster enabled, 1/4 bias	LCDCCR=0000b LCDCCR=0001b LCDCCR=0010b LCDCCR=0011b LCDCCR=0100b LCDCCR=0101b LCDCCR=0110b LCDCCR=0111b LCDCCR=1000b LCDCCR=1001b LCDCCR=1010b LCDCCR=1011b LCDCCR=1100b LCDCCR=1101b LCDCCR=1110b LCDCCR=1111b	Typx0.93	0.856	Typx1.07
					0.887	
					0.918	
					0.949	
					0.980	
					1.011	
					1.052	
					1.073	
					1.104	
					1.135	
					1.166	
					1.197	
					1.228	
					1.259	
					1.290	
					1.321	
LCD Mid Bias Voltage	VLC0	Voltage booster enabled, 1/4 bias, No panel load, VDD=3V	Typx0.93	4xVLC3	Typx1.07	V
	VLC1			3xVLC3	Typx1.07	
	VLC2			2xVLC3	Typx1.07	

7.9 DC Characteristics

Table 7-9 DC Characteristics

($T_A = -40^\circ\text{C} \sim +85^\circ\text{C}$, $VDD = 1.8\text{V} \sim 5.5\text{V}$, $VSS = 0\text{V}$, $f_{XIN} = 12\text{MHz}$)

Parameter	Symbol	Conditions		MIN	TYP	MAX	Unit
Input High Voltage	V_{IH1}	P0x, P1x, P30, P9x, RESETB		0.8VDD	—	VDD	V
	V_{IH2}	All input pins except V_{IH1}		0.7VDD	—	VDD	V
Input Low Voltage	V_{IL1}	P0x, P1x, P30, P9x, RESETB		—	—	0.2VDD	V
	V_{IL2}	All input pins except V_{IL1}		—	—	0.3VDD	V
Output High Voltage	V_{OH1}	$VDD = 4.5\text{V}$, $I_{OH} = -2\text{mA}$; All output ports except V_{OH2} ;		VDD-1.0	—	—	V
	V_{OH2}	$VDD = 3.0\text{V}$, $I_{OH} = -10\text{mA}$; P07		VDD-1.0	—	—	V
Output Low Voltage	V_{OL}	$VDD = 4.5\text{V}$, $I_{OL} = 15\text{mA}$; All output ports		—	—	1.0	V
Input High Leakage Current	I_{IH}	All input ports		—	—	1	μA
Input Low Leakage Current	I_{IL}	All input ports		-1	—	—	μA
Pull-Up Resistor	R_{PU1}	$VI=0\text{V}$, $T_A = 25^\circ\text{C}$ All Input ports	$VDD=5.0\text{V}$	25	50	100	$\text{k}\Omega$
			$VDD=3.0\text{V}$	50	100	200	
	R_{PU2}	$VI=0\text{V}$, $T_A = 25^\circ\text{C}$ RESETB	$VDD=5.0\text{V}$	150	250	400	$\text{k}\Omega$
			$VDD=3.0\text{V}$	300	500	700	
OSC Feedback Resistor	R_{X1}	XIN= VDD, XOUT= VSS $T_A = 25^\circ\text{C}$, $VDD = 5\text{V}$		600	1200	2000	$\text{k}\Omega$
	R_{X2}	SXIN=VDD, SXOUT=VSS $T_A = 25^\circ\text{C}$, $VDD=5\text{V}$		2500	5000	10000	
Supply Current	I_{DD1} (RUN)	$f_{XIN}= 12\text{MHz}$, $VDD= 5\text{V}\pm10\%$		—	3.0	6.0	mA
		$f_{XIN}= 10\text{MHz}$, $VDD= 3\text{V}\pm10\%$		—	2.2	4.4	
		$f_{IRC}= 4\text{MHz}$, $VDD= 5\text{V}\pm10\%$		—	1.4	2.8	
	I_{DD2} (IDLE)	$f_{XIN}= 12\text{MHz}$, $VDD= 5\text{V}\pm10\%$		—	2.0	4.0	mA
		$f_{XIN}= 10\text{MHz}$, $VDD= 3\text{V}\pm10\%$		—	1.3	2.6	
		$f_{IRC}= 4\text{MHz}$, $VDD= 5\text{V}\pm10\%$		—	0.6	1.2	
	I_{DD3}	$f_{SUB}= 32.768\text{kHz}$ $VDD= 3\text{V}\pm10\%$	Sub RUN	—	50.0	80.0	μA
	I_{DD4}	$T_A = 25^\circ\text{C}$, $PSAVE=1$	Sub IDLE	—	4.0	8.0	μA
	I_{DD5}	STOP, $VDD = 5\text{V}\pm10\%$, $T_A = 25^\circ\text{C}$		—	0.5	3.0	μA

Notes) 1. Where the f_{XIN} is an external main oscillator, f_{SUB} is an external sub oscillator, the f_{IRC} is an internal RC oscillator, and the f_X is the selected system clock.

2. All supply current items don't include the current of an internal Watch-dog timer RC (WDTRC) oscillator and a peripheral block.

3. All supply current items include the current of the power-on reset (POR) block.

7.10 AC Characteristics

Table 7-10 AC Characteristics

($T_A = -40^\circ\text{C} \sim +85^\circ\text{C}$, $VDD = 1.8\text{V} \sim 5.5\text{V}$)

Parameter	Symbol	Conditions	MIN	TYP	MAX	Unit
RESETB Input Low Width	t_{RST}	Input, $VDD = 5\text{V}$	10	—	—	μs
Interrupt Input High, Low Width	t_{IWH}, t_{IWL}	All interrupt, $VDD = 5\text{V}$	200	—	—	
External Counter Input High, Low Width	t_{ECWH}, t_{ECWL}	ECn, $VDD = 5\text{V}$ ($n=0$)	200	—	—	nS
External Counter Transition Time	t_{REC}, t_{FEC}	ECn, $VDD = 5\text{V}$ ($n=0$)	20	—	—	
REM port High, Low Width	t_{REMWH}, t_{REMWL}	REM, $VDD = 5\text{V}$	5	—	—	μs




Figure 7.1 Input Timing for RESETB




Figure 7.2 Input Timing for External Interrupts




Figure 7.3 Input Timing for EC0




Figure 7.4 REM Timing

7.11 UART Characteristics

Table 7-11 UART Characteristics

(TA= -40°C ~ +85°C, VDD= 1.8V ~ 5.5V, f_{XIN}=11.1MHz)

Parameter	Symbol	MIN	TYP	MAX	Unit
Serial Port Clock Cycle Time	t _{SCK}	1250	t _{CPU} x 16	1650	nS
Output Data Setup to Clock Rising Edge	t _{S1}	590	t _{CPU} x 13	—	nS
Clock Rising Edge to Input Data Valid	t _{S2}	—	—	590	nS
Output Data Hold after Clock Rising Edge	t _{H1}	t _{CPU} - 50	t _{CPU}	—	nS
Input Data Hold after Clock Rising Edge	t _{H2}	0	—	—	nS
Serial Port Clock High, Low Level Width	t _{HIGH} , t _{LOW}	470	t _{CPU} x 8	970	nS




Figure 7.5 Waveform for UART Timing Characteristics




Figure 7.6 Timing Waveform for the UART Module

7.12 Data Retention Voltage in Stop Mode

Table 7-12 Data Retention Voltage in Stop Mode

($T_A = -40^\circ\text{C} \sim +85^\circ\text{C}$, $V_{DD} = 1.8\text{V} \sim 5.5\text{V}$)

Parameter	Symbol	Conditions	MIN	TYP	MAX	Unit
Data Retention Supply Voltage	V_{DDDR}	—	1.8	—	5.5	V
Data Retention Supply Current	I_{DDDR}	$V_{DDDR} = 1.8\text{V}$, ($T_A = 25^\circ\text{C}$), Stop mode	—	—	1	μA




Figure 7.7 Stop Mode Release Timing when Initiated by an Interrupt




Figure 7.8 Stop Mode Release Timing when Initiated by RESETB

7.13 Internal Flash Rom Characteristics

Table 7-13 Internal Flash Rom Characteristics

($T_A = -40^\circ\text{C} \sim +85^\circ\text{C}$, $VDD = 1.8\text{V} \sim 5.5\text{V}$, $VSS = 0\text{V}$)

Parameter	Symbol	Condition	MIN	TYP	MAX	Unit
Sector Write Time	t_{FSW}	—	—	2.5	2.7	mS
Sector Erase Time	t_{FSE}	—	—	2.5	2.7	
Hard-Lock Time	t_{FHL}	—	—	2.5	2.7	
Page Buffer Reset Time	t_{FBR}	—	—	—	5	μs
Flash Programming Frequency	f_{PGM}	—	0.4	—	—	MHz
Endurance of Write/Erase	N_{FWE}	—	—	—	100,000	Times

Note) During a flash operation, SCLK[1:0] of SCCR must be set to “00” or “01” (INT-RC OSC or Main X-TAL for system clock).

7.14 Input/Output Capacitance

Table 7-14 Input/Output Capacitance

($T_A = -40^\circ\text{C} \sim +85^\circ\text{C}$, $VDD = 0\text{V}$)

Parameter	Symbol	Condition	MIN	TYP	MAX	Unit
Input Capacitance	C_{IN}	$f_x = 1\text{MHz}$ Unmeasured pins are connected to VSS	—	—	10	pF
Output Capacitance	C_{OUT}					
I/O Capacitance	C_{IO}					

7.15 Main Clock Oscillator Characteristics

Table 7-15 Main Clock Oscillator Characteristics

($T_A = -40^\circ\text{C} \sim +85^\circ\text{C}$, $VDD = 1.8\text{V} \sim 5.5\text{V}$)

Oscillator	Parameter	Condition	MIN	TYP	MAX	Unit
Crystal	Main Oscillation Frequency	1.8V – 5.5V	0.4	–	4.2	MHz
		2.7V – 5.5V	0.4	–	10.0	
		3.0V – 5.5V	0.4	–	12.0	
Ceramic Oscillator	Main Oscillation Frequency	1.8V – 5.5V	0.4	–	4.2	MHz
		2.7V – 5.5V	0.4	–	10.0	
		3.0V – 5.5V	0.4	–	12.0	
External Clock	XIN Input Frequency	1.8V – 5.5V	0.4	–	4.2	MHz
		2.7V – 5.5V	0.4	–	10.0	
		3.0V – 5.5V	0.4	–	12.0	




Figure 7.9 Crystal/Ceramic Oscillator




Figure 7.10 External Clock

7.16 Sub Clock Oscillator Characteristics

Table 7-16 Sub Clock Oscillator Characteristics

($T_A = -40^\circ\text{C} \sim +85^\circ\text{C}$, $VDD = 1.8\text{V} \sim 5.5\text{V}$)

Oscillator	Parameter	Condition	MIN	TYP	MAX	Unit
Crystal	Sub oscillation frequency	1.8V – 5.5V	32	32.768	38	kHz
External Clock	SXIN input frequency		32	–	100	kHz




Figure 7.11 Crystal Oscillator




Figure 7.12 External Clock

7.17 Main Oscillation Stabilization Characteristics

Table 7-17 Main Oscillation Stabilization Characteristics

($T_A = -40^\circ\text{C} \sim +85^\circ\text{C}$, $VDD = 1.8\text{V} \sim 5.5\text{V}$)

Oscillator	Parameter	MIN	TYP	MAX	Unit
Crystal	$f_x > 1\text{MHz}$ Oscillation stabilization occurs when VDD is equal to the minimum oscillator voltage range.	-	-	60	mS
Ceramic		-	-	10	mS
External Clock	$f_{XIN} = 0.4 \text{ to } 12\text{MHz}$ XIN input high and low width (t_{XL} , t_{XH})	42	-	1250	nS




Figure 7.13 Clock Timing Measurement at XIN

7.18 Sub Oscillation Characteristics

Table 7-18 Sub Oscillation Stabilization Characteristics

($T_A = -40^\circ\text{C} \sim +85^\circ\text{C}$, $VDD = 1.8\text{V} \sim 5.5\text{V}$)

Oscillator	Parameter	MIN	TYP	MAX	Unit
Crystal	-	-	-	10	s
External Clock	$SXIN$ Input High and Low Width (t_{XL} , t_{XH})	5	-	15	μs




Figure 7.14 Clock Timing Measurement at SXIN

7.19 Operating Voltage Range




Figure 7.15 Operating Voltage Range

7.20 Recommended Circuit and Layout




Figure 7.16 Recommended Circuit and Layout

7.21 Typical Characteristics

These graphs and tables provided in this section are only for design guidance and are not tested or guaranteed. In graphs or tables some data are out of specified operating range (e.g. out of specified VDD range). This is only for information and devices are guaranteed to operate properly only within the specified range.

The data presented in this section is a statistical summary of data collected on units from different lots over a period of time. "Typical" represents the mean of the distribution while "max" or "min" represents (mean + 3 σ) and (mean - 3 σ) respectively where σ is standard deviation.




Figure 7.17 RUN (IDD1) Current




Figure 7.18 IDLE (IDD2) Current




Figure 7.19 SUB RUN (IDD3) Current




Figure 7.20 SUB IDLE (IDD4) Current




Figure 7.21 STOP (IDD5) Current

8. Memory

The MC96F7616A addresses two separate address memory stores: Program memory and Data memory. The logical separation of Program and Data memory allows Data memory to be accessed by 8-bit addresses, which makes the 8-bit CPU access the data memory more rapidly. Nevertheless, 16-bit Data memory addresses can also be generated through the DPTR register.

MC96F7616A provides on-chip 16K bytes of the ISP type flash program memory, which can be read and written to. Internal data memory (IRAM) is 256 bytes and it includes the stack area. External data memory (XRAM) is 256 bytes and it includes 37 bytes of LCD display RAM.

8.1 Program Memory

A 16-bit program counter is capable of addressing up to 64K bytes, but this device has just 16K bytes program memory space.

Figure 8-1 shows the map of the lower part of the program memory. After reset, the CPU begins execution from location 0000H. Each interrupt is assigned a fixed location in program memory. The interrupt causes the CPU to jump to that location, where it commences execution of the service routine. External interrupt 10, for example, is assigned to location 000BH. If external interrupt 10 is going to be used, its service routine must begin at location 000BH. If the interrupt is not going to be used, its service location is available as general purpose program memory. If an interrupt service routine is short enough (as is often the case in control applications), it can reside entirely within that 8 byte interval. Longer service routines can use a jump instruction to skip over subsequent interrupt locations, if other interrupts are in use.




Figure 8.1 Program Memory

- 16K bytes Including Interrupt Vector Region

8.2 Data Memory

Figure 8-2 shows the internal data memory space available.




Figure 8.2 Data Memory Map

The internal data memory space is divided into three blocks, which are generally referred to as the lower 128 bytes , upper 128 bytes, and SFR space.

Internal data memory addresses are always one byte wide, which implies an address space of only 256 bytes. However, in fact the addressing modes for internal RAM can accommodate up to 384 bytes by using a simple trick. Direct addresses higher than 7FH access one memory space and indirect addresses higher than 7FH access a different memory space. Thus Figure 8-2 shows the upper 128 byte and SFR space occupying the same block of addresses, 80H through FFH, although they are physically separate entities.

The lower 128 bytes of RAM are present in all 8051 devices as mapped in Figure 8-3. The lowest 32 bytes are grouped into 4 banks of 8 registers. Program instructions call out these registers as R0 through R7. Two bits in the Program Status Word select which register bank is in use. This allows more efficient use of code space, since register instructions are shorter than instructions that use direct addressing.

The next 16 bytes above the register banks form a block of bit-addressable memory space. The 8051 instruction set includes a wide selection of single-bit instructions, and the 128 bits in this area can be directly addressed by these instructions. The bit addresses in this area are 00H through 7FH.

All of the bytes in the lower 128 bytes can be accessed by either direct or indirect addressing. The upper 128 bytes RAM can only be accessed by indirect addressing. These spaces are used for data RAM and stack.




Figure 8.3 Lower 128 Bytes RAM

8.3 XRAM Memory

MC96F7616A has 256 bytes XRAM. This area has no relation with RAM/FLASH. It can be read and written to through SFR with 8-bit unit.




Figure 8.4 XDATA Memory Area

8.4 SFR Map

8.4.1 SFR Map Summary

Table 8-1 SFR Map Summary

-	Reserved
	M8051 compatible

	00H/8H ⁽¹⁾	01H/9H	02H/0AH	03H/0BH	04H/0CH	05H/0DH	06H/0EH	07H/0FH
0F8H	IP1	-	FSADRH	FSADRM	FSADRL	FIDR	FMCR	-
0F0H	B	P9IO	UARTCR1	UARTCR2	UARTCR3	UARTST	UARTBD	UARTDR
0E8H	RSTFR	P8IO	P03FSR	P1FSR	P2FSR	P4FSR	P5FSR	P6FSR
0E0H	ACC	P7IO	P4PU	P5PU	P6PU	P7PU	P8PU	P9PU
0D8H	LVRCR	P6IO	P6OD	P9OD	P0PU	P1PU	P2PU	P3PU
0D0H	PSW	P5IO	P0OD	P1OD	P2OD	P3OD	P4OD	P5OD
0C8H	OSCCR	P4IO	T3CRL	T3CRH	T3ADRL	T3ADRH	T3BDRL	T3BDRH
0C0H	P9	P3IO	T2CRL	T2CRH	T2ADRL	T2ADRH	T2BDRL	T2BDRH
0B8H	IP	P2IO	T1CR	T1CNT	T1DRL	T1DRH	CARCR	-
0B0H	P5	P1IO	T0CR	T0CNT	T0DR/ T0CDR	SIOCR	SIODR	SIOPS
0A8H	IE	IE1	IE2	IE3	-	P7FSR	P8FSR	P9FSR
0A0H	P4	P0IO	EO	EIFLAG0	EIPOL0	EIFLAG1	EIPOL1L	EIPOL1H
98H	P3	LCDCRL	LDCDRH	LCDCCR	ADCCRL	ADCCRH	ADCDRL	ADCDRH
90H	P2	P6	P7	P8	P0DB	P1DB	WTCR	BUZCR
88H	P1	WTDR/ WTCNT	SCCR	BITCR	BITCNT	WDTCR	WDTDR/ WDTCNT	BUZDR
80H	P0	SP	DPL	DPH	DPL1	DPH1	LVICR	PCON

Notes)

1. (1) These registers are bit-addressable.
2. P5IO, P5PU, P5FSR and SIOCR registers are keep always '00H'.
3. P57-P50 pins are internally connected to VSS when input mode. If the P5IO=00H, the port 5 is an input.

8.4.2 SFR Map

Table 8-2 SFR Map

Address	Function	Symbol	R/W	@Reset							
				7	6	5	4	3	2	1	0
80H	P0 Data Register	P0	R/W	0	0	0	0	0	0	0	0
81H	Stack Pointer	SP	R/W	0	0	0	0	0	1	1	1
82H	Data Pointer Register Low	DPL	R/W	0	0	0	0	0	0	0	0
83H	Data Pointer Register High	DPH	R/W	0	0	0	0	0	0	0	0
84H	Data Pointer Register Low 1	DPL1	R/W	0	0	0	0	0	0	0	0
85H	Data Pointer Register High 1	DPH1	R/W	0	0	0	0	0	0	0	0
86H	Low Voltage Indicator Control Register	LVICR	R/W	—	—	0	0	0	0	0	0
87H	Power Control Register	PCON	R/W	0	—	—	—	0	0	0	0
88H	P1 Data Register	P1	R/W	0	0	0	0	0	0	0	0
89H	Watch Timer Data Register	WTDR	W	0	1	1	1	1	1	1	1
	Watch Timer Counter Register	WTCNT	R	—	0	0	0	0	0	0	0
8AH	System and Clock Control Register	SCCR	R/W	0	0	—	—	—	—	0	0
8BH	BIT Control Register	BITCR	R/W	0	0	0	—	0	0	0	1
8CH	Basic Interval Timer Counter Register	BITCNT	R	0	0	0	0	0	0	0	0
8DH	Watch Dog Timer Control Register	WDTCR	R/W	0	0	0	—	—	—	—	0
8EH	Watch Dog Timer Data Register	WDTDR	W	1	1	1	1	1	1	1	1
	Watch Dog Timer Counter Register	WDTCNT	R	0	0	0	0	0	0	0	0
8FH	BUZZER Data Register	BUZDR	R/W	1	1	1	1	1	1	1	1
90H	P2 Data Register	P2	R/W	0	0	0	0	0	0	0	0
91H	P6 Data Register	P6	R/W	0	0	0	0	0	0	0	0
92H	P7 Data Register	P7	R/W	0	0	0	0	0	0	0	0
93H	P8 Data Register	P8	R/W	0	0	0	0	0	0	0	0
94H	P0 Debounce Enable Register	P0DB	R/W	0	0	—	—	0	0	0	0
95H	P1 Debounce Enable Register	P1DB	R/W	0	0	0	0	0	0	0	0
96H	Watch Timer Control Register	WTCR	R/W	0	—	—	0	0	0	0	0
97H	BUZZER Control Register	BUZCR	R/W	—	—	—	—	—	0	0	0
98H	P3 Data Register	P3	R/W	—	—	—	0	0	0	0	0
99H	LCD Driver Control Low Register	LCDCRL	R/W	—	—	0	0	0	0	0	0
9AH	LCD Driver Control High Register	LDCDRH	R/W	—	—	—	—	0	0	0	0
9BH	LCD Contrast Control Register	LCDCCR	R/W	—	—	—	—	0	0	0	0
9CH	A/D Converter Control Low Register	ADCCRL	R/W	0	0	0	0	0	0	0	0
9DH	A/D Converter Control High Register	ADCCRH	R/W	0	—	—	—	—	0	0	0
9EH	A/D Converter Data Low Register	ADCDRL	R	x	x	x	x	x	x	x	x
9FH	A/D Converter Data High Register	ADCDRH	R	x	x	x	x	x	x	x	x

Table 8-2 SFR Map (Continued)

Address	Function	Symbol	R/W	@Reset							
				7	6	5	4	3	2	1	0
A0H	P4 Data Register	P4	R/W	0	0	0	0	0	0	0	0
A1H	P0 Direction Register	P0IO	R/W	0	0	0	0	0	0	0	0
A2H	Extended Operation Register	EO	R/W	—	—	—	0	—	0	0	0
A3H	External Interrupt Flag 0 Register	EIFLAG0	R/W	0	0	0	—	0	0	0	0
A4H	External Interrupt Polarity 0 Register	EIPOL0	R/W	0	0	0	0	0	0	0	0
A5H	External Interrupt Flag 1 Register	EIFLAG1	R/W	0	0	0	0	0	0	0	0
A6H	External Interrupt Polarity 1 Low Register	EIPOL1L	R/W	0	0	0	0	0	0	0	0
A7H	External Interrupt Polarity 1 High Register	EIPOL1H	R/W	0	0	0	0	0	0	0	0
A8H	Interrupt Enable Register	IE	R/W	0	—	0	—	0	0	0	0
A9H	Interrupt Enable Register 1	IE1	R/W	—	—	0	0	0	—	—	—
AAH	Interrupt Enable Register 2	IE2	R/W	—	—	—	0	0	0	0	0
ABH	Interrupt Enable Register 3	IE3	R/W	—	—	—	0	0	0	—	0
ACH	Reserved	—	—	—							
ADH	Port 7 Function Selection Register	P7FSR	R/W	0	0	0	0	0	0	0	0
AEH	Port 8 Function Selection Register	P8FSR	R/W	0	0	0	0	0	0	0	0
AFH	Port 9 Function Selection Register	P9FSR	R/W	—	—	—	—	—	0	0	0
B0H	P5 Data Register	P5	R/W	0	0	0	0	0	0	0	0
B1H	P1 Direction Register	P1IO	R/W	0	0	0	0	0	0	0	0
B2H	Timer 0 Control Register	T0CR	R/W	0	—	0	0	0	0	0	0
B3H	Timer 0 Counter Register	T0CNT	R	0	0	0	0	0	0	0	0
B4H	Timer 0 Data Register	T0DR	R/W	1	1	1	1	1	1	1	1
B4H	Timer 0 Capture Data Register	T0CDR	R	0	0	0	0	0	0	0	0
B5H	SIO Control Register	SIOCR	R/W	0	0	0	0	0	0	0	0
B6H	SIO Data Register	SIODR	R/W	0	0	0	0	0	0	0	0
B7H	SIO Pre-scaler Register	SIOPS	R/W	0	0	0	0	0	0	0	0
B8H	Interrupt Priority Register	IP	R/W	—	—	0	0	0	0	0	0
B9H	P2 Direction Register	P2IO	R/W	0	0	0	0	0	0	0	0
BAH	Timer 1 Control Register	T1CR	R/W	0	0	—	0	0	0	0	0
BBH	Timer 1 Counter Register	T1CNT	R	0	0	0	0	0	0	0	0
BCH	Timer 1 Data Low Register	T1DRL	R/W	1	1	1	1	1	1	1	1
BDH	Timer 1 Data High Register	T1DRH	R/W	1	1	1	1	1	1	1	1
BEH	Carrier Control Register	CARCR	R/W	—	—	0	0	—	—	0	0
BFH	Reserved	—	—	—							

Note) SIOCR register is keep always '00H'.

Table 8-2 SFR Map (Continued)

Address	Function	Symbol	R/W	@Reset							
				7	6	5	4	3	2	1	0
C0H	P9 Data Register	P9	R/W	-	-	-	-	0	0	0	0
C1H	P3 Direction Register	P3IO	R/W	-	-	-	0	0	0	0	0
C2H	Timer 2 Control Low Register	T2CRL	R/W	0	0	0	0	-	0	0	0
C3H	Timer 2 Control High Register	T2CRH	R/W	0	-	0	0	-	-	-	0
C4H	Timer 2 A Data Low Register	T2ADRL	R/W	1	1	1	1	1	1	1	1
C5H	Timer 2 A Data High Register	T2ADRH	R/W	1	1	1	1	1	1	1	1
C6H	Timer 2 B Data Low Register	T2BDRL	R/W	1	1	1	1	1	1	1	1
C7H	Timer 2 B Data High Register	T2BDRH	R/W	1	1	1	1	1	1	1	1
C8H	Oscillator Control Register	OSCCR	R/W	-	-	-	0	1	0	0	0
C9H	P4 Direction Register	P4IO	R/W	0	0	0	0	0	0	0	0
CAH	Timer 3 Control Low Register	T3CRL	R/W	0	0	0	0	-	0	-	0
CBH	Timer 3 Control High Register	T3CRH	R/W	0	-	0	0	-	-	-	0
CCH	Timer 3 A Data Low Register	T3ADRL	R/W	1	1	1	1	1	1	1	1
CDH	Timer 3 A Data High Register	T3ADRH	R/W	1	1	1	1	1	1	1	1
CEH	Timer 3 B Data Low Register	T3BDRL	R/W	1	1	1	1	1	1	1	1
CFH	Timer 3 B Data High Register	T3BDRH	R/W	1	1	1	1	1	1	1	1
D0H	Program Status Word Register	PSW	R/W	0	0	0	0	0	0	0	0
D1H	P5 Direction Register	P5IO	R/W	0	0	0	0	0	0	0	0
D2H	P0 Open-drain Selection Register	P0OD	R/W	0	0	0	0	0	0	0	0
D3H	P1 Open-drain Selection Register	P1OD	R/W	0	0	0	0	0	0	0	0
D4H	P2 Open-drain Selection Register	P2OD	R/W	0	0	0	0	0	0	0	0
D5H	P3 Open-drain Selection Register	P3OD	R/W	-	-	-	0	0	0	0	0
D6H	P4 Open-drain Selection Register	P4OD	R/W	0	0	0	0	0	0	0	0
D7H	P5 Open-drain Selection Register	P5OD	R/W	0	0	0	0	0	0	0	0
D8H	Low Voltage Reset Control Register	LVRCR	R/W	0	-	-	0	0	0	0	0
D9H	P6 Direction Register	P6IO	R/W	0	0	0	0	0	0	0	0
DAH	P6 Open-drain Selection Register	P6OD	R/W	0	0	0	0	0	0	0	0
DBH	P9 Open-drain Selection Register	P9OD	R/W	-	-	-	-	0	0	0	0
DCH	P0 Pull-up Resistor Selection Register	P0PU	R/W	0	0	0	0	0	0	0	0
DDH	P1 Pull-up Resistor Selection Register	P1PU	R/W	0	0	0	0	0	0	0	0
DEH	P2 Pull-up Resistor Selection Register	P2PU	R/W	0	0	0	0	0	0	0	0
DFH	P3 Pull-up Resistor Selection Register	P3PU	R/W	-	-	-	0	0	0	0	0

Notes)

1. P5IO register is keep always '00H'.
2. P57-P50 pins are internally connected to VSS when input mode. If the P5IO=00H, the port is an input.

Table 8-2 SFR Map (Continued)

Address	Function	Symbol	R/W	@Reset							
				7	6	5	4	3	2	1	0
E0H	Accumulator A Register	ACC	R/W	0	0	0	0	0	0	0	0
E1H	P7 Direction Register	P7IO	R/W	0	0	0	0	0	0	0	0
E2H	P4 Pull-up Resistor Selection Register	P4PU	R/W	0	0	0	0	0	0	0	0
E3H	P5 Pull-up Resistor Selection Register	P5PU	R/W	0	0	0	0	0	0	0	0
E4H	P6 Pull-up Resistor Selection Register	P6PU	R/W	0	0	0	0	0	0	0	0
E5H	P7 Pull-up Resistor Selection Register	P7PU	R/W	0	0	0	0	0	0	0	0
E6H	P8 Pull-up Resistor Selection Register	P8PU	R/W	0	0	0	0	0	0	0	0
E7H	P9 Pull-up Resistor Selection Register	P9PU	R/W	-	-	-	-	0	0	0	0
E8H	Reset Flag Register	RSTFR	R/W	1	x	0	0	x	-	-	-
E9H	P8 Direction Register	P8IO	R/W	0	0	0	0	0	0	0	0
EAH	Port 0/3 Function Selection Register	P03FSR	R/W	0	0	0	0	0	0	0	0
EBH	Port 1 Function Selection Register	P1FSR	R/W	-	-	-	-	0	0	0	0
ECH	Port 2 Function Selection Register	P2FSR	R/W	0	0	0	0	0	0	0	0
EDH	Port 4 Function Selection Register	P4FSR	R/W	0	0	0	0	0	0	0	0
EEH	Port 5 Function Selection Register	P5FSR	R/W	0	0	0	0	0	0	0	0
EFH	Port 6 Function Selection Register	P6FSR	R/W	0	0	0	0	0	0	0	0
F0H	B Register	B	R/W	0	0	0	0	0	0	0	0
F1H	P9 Direction Register	P9IO	R/W	-	-	-	-	0	0	0	0
F2H	UART Control Register 1	UARTCR1	R/W	-	-	0	0	0	0	0	-
F3H	UART Control Register 2	UARTCR2	R/W	0	0	0	0	0	0	0	0
F4H	UART Control Register 3	UARTCR3	R/W	-	0	-	-	-	0	0	0
F5H	UART Status Register	UARTST	R/W	1	0	0	0	0	0	0	0
F6H	UART Baud Rate Generation Register	UARTBD	R/W	1	1	1	1	1	1	1	1
F7H	UART Data Register	UARTDR	R/W	0	0	0	0	0	0	0	0
F8H	Interrupt Priority Register 1	IP1	R/W	-	-	0	0	0	0	0	0
F9H	Reserved	-	-	-							
FAH	Flash Sector Address High Register	FSADRH	R/W	-	-	-	-	0	0	0	0
FBH	Flash Sector Address Middle Register	FSADRM	R/W	0	0	0	0	0	0	0	0
FCH	Flash Sector Address Low Register	FSADRL	R/W	0	0	0	0	0	0	0	0
FDH	Flash Identification Register	FIDR	R/W	0	0	0	0	0	0	0	0
FEH	Flash Mode Control Register	FMCR	R/W	0	-	-	-	-	0	0	0
FFH	Reserved	-	-	-							

Note) P5PU and P5FSR registers are keep always '00H'.

8.4.3 Compiler Compatible SFR

ACC (Accumulator Register) : E0H

7	6	5	4	3	2	1	0
ACC							
RW	RW	RW	RW	RW	RW	RW	RW
Initial value : 00H							

ACC Accumulator

B (B Register) : F0H

7	6	5	4	3	2	1	0
B							
RW	RW	RW	RW	RW	RW	RW	RW
Initial value : 00H							

B B Register

SP (Stack Pointer) : 81H

7	6	5	4	3	2	1	0
SP							
RW	RW	RW	RW	RW	RW	RW	RW
Initial value : 07H							

SP Stack Pointer

DPL (Data Pointer Register Low) : 82H

7	6	5	4	3	2	1	0
DPL							
RW	RW	RW	RW	RW	RW	RW	RW
Initial value : 00H							

DPL Data Pointer Low

DPH (Data Pointer Register High) : 83H

7	6	5	4	3	2	1	0
DPH							
RW	RW	RW	RW	RW	RW	RW	RW
Initial value : 00H							

DPH Data Pointer High

DPL1 (Data Pointer Register Low 1) : 84H

7	6	5	4	3	2	1	0
DPL1							
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Initial value : 00H

DPL1 Data Pointer Low 1

DPH1 (Data Pointer Register High 1) : 85H

7	6	5	4	3	2	1	0
DPH1							
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Initial value : 00H

DPH1 Data Pointer High 1

PSW (Program Status Word Register) : D0H

7	6	5	4	3	2	1	0
CY	AC	F0	RS1	RS0	OV	F1	P
R/W							

Initial value : 00H

CY Carry Flag

AC Auxiliary Carry Flag

F0 General Purpose User-Definable Flag

RS1 Register Bank Select bit 1

RS0 Register Bank Select bit 0

OV Overflow Flag

F1 User-Definable Flag

P Parity Flag. Set/cleared by hardware each instruction cycle to indicate an odd/even number of '1' bits in the accumulator

EO (Extended Operation Register) : A2H

7	6	5	4	3	2	1	0
-	-	-	TRAP_EN	-	DPSEL2	DPSEL1	DPSEL0
-	-	-	R/W	-	R/W	R/W	R/W

Initial value : 00H

TRAP_EN Select the Instruction (Keep always '0').

0 Select MOVC @(DPTR++), A

1 Select Software TRAP Instruction

DPSEL[2:0] Select Banked Data Pointer Register

DPSEL2 DPSEL1 SPSEL0 Description

0 0 0 DPTR0

0 0 1 DPTR1

Reserved

9. I/O Ports

9.1 I/O Ports

The MC96F7616A has nine groups of I/O ports (P0 ~ P4, P6 ~ P9). Each port can be easily configured by software as I/O pin, internal pull up and open-drain pin to meet various system configurations and design requirements. Also P1, P30, and P93 include function that can generate interrupt according to change of state of the pin.

9.2 Port Register

9.2.1 Data Register (Px)

Data Register is a bidirectional I/O port. If ports are configured as output ports, data can be written to the corresponding bit of the Px. If ports are configured as input ports, the data can be read from the corresponding bit of the Px.

9.2.2 Direction Register (PxIO)

Each I/O pin can be independently used as an input or an output through the PxIO register. Bits cleared in this register will make the corresponding pin of Px to input mode. Set bits of this register will make the pin to output mode. Almost bits are cleared by a system reset, but some bits are set by a system reset.

9.2.3 Pull-up Resistor Selection Register (PxPU)

The on-chip pull-up resistor can be connected to I/O ports individually with a pull-up resistor selection register (PxPU). The pull-up register selection controls the pull-up resister enable/disable of each port. When the corresponding bit is 1, the pull-up resister of the pin is enabled. When 0, the pull-up resister is disabled. All bits are cleared by a system reset.

9.2.4 Open-drain Selection Register (PxOD)

There are internally open-drain selection registers (PxOD) for P0 ~ P4, P6 and P9. The open-drain selection register controls the open-drain enable/disable of each port. Almost ports become push-pull by a system reset, but some ports become open-drain by a system reset.

9.2.5 Debounce Enable Register (PxDB)

P30, P93, and P1[7:0] support debounce function. Debounce clocks of each ports are fx/1, fx/4, and fx/4096.

9.2.6 Port Function Selection Register (PxFSR)

These registers define alternative functions of ports. Please remember that these registers should be set properly for alternative port function. A reset clears the PFSRx register to '00H', which makes all pins to normal I/O ports.

9.2.7 Register Map

Table 9-1 Port Register Map

Name	Address	Dir	Default	Description
P0	80H	R/W	00H	P0 Data Register
P0IO	A1H	R/W	00H	P0 Direction Register
P0PU	DCH	R/W	00H	P0 Pull-up Resistor Selection Register
P0OD	D2H	R/W	00H	P0 Open-drain Selection Register
P0DB	94H	R/W	00H	P0 Debounce Enable Register
P1	88H	R/W	00H	P1 Data Register
P1IO	B1H	R/W	00H	P1 Direction Register
P1PU	DDH	R/W	00H	P1 Pull-up Resistor Selection Register
P1OD	D3H	R/W	00H	P1 Open-drain Selection Register
P1DB	95H	R/W	00H	P1 Debounce Enable Register
P2	90H	R/W	00H	P2 Data Register
P2IO	B9H	R/W	00H	P2 Direction Register
P2PU	DEH	R/W	00H	P2 Pull-up Resistor Selection Register
P2OD	D4H	R/W	00H	P2 Open-drain Selection Register
P3	98H	R/W	00H	P3 Data Register
P3IO	C1H	R/W	00H	P3 Direction Register
P3PU	DFH	R/W	00H	P3 Pull-up Resistor Selection Register
P3OD	D5H	R/W	00H	P3 Open-drain Selection Register
P4	A0H	R/W	00H	P4 Data Register
P4IO	C9H	R/W	00H	P4 Direction Register
P4PU	E2H	R/W	00H	P4 Pull-up Resistor Selection Register
P4OD	D6H	R/W	00H	P4 Open-drain Selection Register
P6	91H	R/W	00H	P6 Data Register
P6IO	D9H	R/W	00H	P6 Direction Register
P6PU	E4H	R/W	00H	P6 Pull-up Resistor Selection Register
P6OD	DAH	R/W	00H	P6 Open-drain Selection Register

Table 9-1 Register Map (Continued)

Name	Address	Dir	Default	Description
P7	92H	R/W	00H	P7 Data Register
P7IO	E1H	R/W	00H	P7 Direction Register
P7PU	E5H	R/W	00H	P7 Pull-up Resistor Selection Register
P8	93H	R/W	00H	P8 Data Register
P8IO	E9H	R/W	00H	P8 Direction Register
P8PU	E6H	R/W	00H	P8 Pull-up Resistor Selection Register
P9	C0H	R/W	00H	P9 Control & Data Register
P9IO	F1H	R/W	00H	P9 Direction Register
P9PU	E7H	R/W	00H	P9 Pull-up Resistor Selection Register
P9OD	DBH	R/W	00H	P9 Open-drain Selection Register
P03FSR	EAH	R/W	00H	Port 0/3 Function Selection Register
P1FSR	EBH	R/W	00H	Port 1 Function Selection Register
P2FSR	ECH	R/W	00H	Port 2 Function Selection Register
P4FSR	EDH	R/W	00H	Port 4 Function Selection Register
P6FSR	EFH	R/W	00H	Port 6 Function Selection Register
P7FSR	ADH	R/W	00H	Port 7 Function Selection Register
P8FSR	AEH	R/W	00H	Port 8 Function Selection Register
P9FSR	AFH	R/W	00H	Port 9 Function Selection Register

9.3 P0 Port

9.3.1 P0 Port Description

P0 is 2-bit I/O port. P0 control registers consist of P0 data register (P0), P0 direction register (P0IO), debounce enable register (P0DB), P0 pull-up resistor selection register (P0PU), and P0 open-drain selection register (P0OD). The P07/P03 function can be selected by the PFSR0[3]/[0] bits of the P03FSR register. Refer to the port function selection registers.

9.3.2 Register description for P0

P0 (P0 Data Register) : 80H

7	6	5	4	3	2	1	0
P07	P06	P05	P04	P03	P02	P01	P00
RW							

Initial value : 00H

P0[7:0] I/O Data

P0IO (P0 Direction Register) : A1H

7	6	5	4	3	2	1	0
P07IO	P06IO	P05IO	P04IO	P03IO	P02IO	P01IO	P00IO
RW							

Initial value : 00H

P0IO[7:0] P0 Data I/O Direction.

0	Input
1	Output

- Notes)
1. P06IO-P04IO, P02IO-P00IO bits keep always '0b'.
 2. P06-P04 and P02-P00 pins are internally connected to VSS when input mode.

P0PU (P0 Pull-up Resistor Selection Register) : DCH

7	6	5	4	3	2	1	0
P07PU	P06PU	P05PU	P04PU	P03PU	P02PU	P01PU	P00PU
RW							

Initial value : 00H

P0PU[7:0] Configure Pull-up Resistor of P0 Port

0	Disable
1	Enable

Note) P06PU-P04PU and P02PU-P00PU bits keep always '0b'

P0OD (P0 Open-drain Selection Register) : D2H

7	6	5	4	3	2	1	0
P07OD	P06OD	P05OD	P04OD	P03OD	P02OD	P01OD	P00OD
R/W							

Initial value : 00H

P0OD[7:0]	Configure Open-drain of P0 Port
0	Push-pull output
1	Open-drain output

P0DB (P0 Debounce Enable Register): 94H

7	6	5	4	3	2	1	0
DBCLK1	DBCLK0	-	-	P93DB	P30DB	P01DB	P00DB
R/W	R/W	-	-	R/W	R/W	R/W	R/W

Initial value: 00H

DBCLK[1:0]	Configure Debounce Clock of Port
DBCLK1 DBCLK0	Description
0 0	fx (SCLK)
0 1	fx/4
1 0	fx/4096
1 1	Reserved
P93DB	Configure Debounce of P93 Port
0	Disable
1	Enable
P30DB	Configure Debounce of P30 Port
0	Disable
1	Enable
P01DB	Keep always '0b'
P00DB	Keep always '0b'

- Notes)
1. If the same level is not detected on enabled pin three or four times in a row at the sampling clock, the signal is eliminated as noise.
 2. A pulse level should be input for the duration of 3 clock or more to be actually detected as a valid edge.
 3. The port debounce is automatically disabled at stop mode and recovered after stop mode release.

9.4 P1 Port

9.4.1 P1 Port Description

P1 is 8-bit I/O port. P1 control registers consist of P1 data register (P1), P1 direction register (P1IO), debounce enable register (P1DB), P1 pull-up resistor selection register (P1PU), and P1 open-drain selection register (P1OD) . Refer to the port function selection registers for the P1 function selection.

9.4.2 Register description for P1

P1 (P1 Data Register) : 88H

7	6	5	4	3	2	1	0
P17	P16	P15	P14	P13	P12	P11	P10
R/W							

Initial value : 00H

P1[7:0] I/O Data

P1IO (P1 Direction Register) : B1H

7	6	5	4	3	2	1	0
P17IO	P16IO	P15IO	P14IO	P13IO	P12IO	P11IO	P10IO
R/W							

Initial value : 00H

P1IO[7:0] P1 Data I/O Direction

- 0 Input
- 1 Output

Note) EINT0 – EINT7 function possible when input

P1PU (P1 Pull-up Resistor Selection Register) : DDH

7	6	5	4	3	2	1	0
P17PU	P16PU	P15PU	P14PU	P13PU	P12PU	P11PU	P10PU
R/W							

Initial value : 00H

P1PU[7:0] Configure Pull-up Resistor of P1 Port

- 0 Disable
- 1 Enable

P1OD (P1 Open-drain Selection Register) : D3H

7	6	5	4	3	2	1	0
P17OD	P16OD	P15OD	P14OD	P13OD	P12OD	P11OD	P10OD
R/W							

Initial value : 00H

P1OD[7:0] Configure Open-drain of P1 Port

- 0 Push-pull output
- 1 Open-drain output

P1DB (P1 Debounce Enable Register) : 95H

7	6	5	4	3	2	1	0
P17DB	P16DB	P15DB	P14DB	P13DB	P12DB	P11DB	P10DB
R/W							

Initial value : 00H

P17DB	Configure Debounce of P17 Port
0	Disable
1	Enable
P16DB	Configure Debounce of P16 Port
0	Disable
1	Enable
P15DB	Configure Debounce of P15 Port
0	Disable
1	Enable
P14DB	Configure Debounce of P14 Port
0	Disable
1	Enable
P13DB	Configure Debounce of P13 Port
0	Disable
1	Enable
P12DB	Configure Debounce of P12 Port
0	Disable
1	Enable
P11DB	Configure Debounce of P11 Port
0	Disable
1	Enable
P10DB	Configure Debounce of P10 Port
0	Disable
1	Enable

- Notes)
1. If the same level is not detected on enabled pin three or four times in a row at the sampling clock, the signal is eliminated as noise.
 2. A pulse level should be input for the duration of 3 clock or more to be actually detected as a valid edge.
 3. The port debounce is automatically disabled at stop mode and recovered after stop mode release.
 4. Refer to the port 0 debounce enable register (P0DB) for the debounce clock of port 1.

9.5 P2 Port

9.5.1 P2 Port Description

P2 is 8-bit I/O port. P2 control registers consist of P2 data register (P2), P2 direction register (P2IO), P2 pull-up resistor selection register (P2PU) and P2 open-drain selection register (P2OD). Refer to the port function selection registers for the P2 function selection.

9.5.2 Register description for P2

P2 (P2 Data Register) : 90H

7	6	5	4	3	2	1	0
P27	P26	P25	P24	P23	P22	P21	P20
R/W							

Initial value : 00H

P2[7:0] I/O Data

P2IO (P2 Direction Register) : B9H

7	6	5	4	3	2	1	0
P27IO	P26IO	P25IO	P24IO	P23IO	P22IO	P21IO	P20IO
R/W							

Initial value : 00H

P2IO[7:0] P2 Data I/O Direction

0	Input
1	Output

P2PU (P2 Pull-up Resistor Selection Register) : DEH

7	6	5	4	3	2	1	0
P27PU	P26PU	P25PU	P24PU	P23PU	P22PU	P21PU	P20PU
R/W							

Initial value : 00H

P2PU[7:0] Configure Pull-up Resistor of P2 Port

0	Disable
1	Enable

P2OD (P2 Open-drain Selection Register) : D4H

7	6	5	4	3	2	1	0
P27OD	P26OD	P25OD	P24OD	P23OD	P22OD	P21OD	P20OD
R/W							

Initial value : 00H

P2OD[7:0] Configure Open-drain of P2 Port

0	Push-pull output
1	Open-drain output

9.6 P3 Port

9.6.1 P3 Port Description

P3 is 3-bit I/O port. P3 control registers consist of P3 data register (P3), P3 direction register (P3IO), P3 pull-up resistor selection register (P3PU) and P3 open-drain selection register (P3OD). Refer to the port function selection registers for the P3 function selection.

9.6.2 Register description for P3

P3 (P3 Data Register) : 98H

7	6	5	4	3	2	1	0
-	-	-	P34	P33	P32	P31	P30
-	-	-	R/W	R/W	R/W	R/W	R/W

Initial value : 00H

P3[4:0] I/O Data

P3IO (P3 Direction Register) : C1H

7	6	5	4	3	2	1	0
-	-	-	P34IO	P33IO	P32IO	P31IO	P30IO
-	-	-	R/W	R/W	R/W	R/W	R/W

Initial value : 00H

P3IO[4:0] P3 Data I/O Direction

0 Input

1 Output

Note) RXD/EINT13 function possible when input

Notes) 1. P32IO and P31IO bits keep always '0b'.

2. P32 and P31 pins are internally connected to VSS when input mode.

P3PU (P3 Pull-up Resistor Selection Register) : DFH

7	6	5	4	3	2	1	0
-	-	-	P34PU	P33PU	P32PU	P31PU	P30PU
-	-	-	R/W	R/W	R/W	R/W	R/W

Initial value : 00H

P3PU[4:0] Configure Pull-up Resistor of P3 Port

0 Disable

1 Enable

Note) P32PU and P31PU bits keep always '0b'.

P3OD (P3 Open-drain Selection Register) : D5H

7	6	5	4	3	2	1	0
-	-	-	P34OD	P33OD	P32OD	P31OD	P30OD
-	-	-	R/W	R/W	R/W	R/W	R/W

Initial value : 00H

P3OD[4:0] Configure Open-drain of P3 Port

0 Push-pull output

1 Open-drain output

9.7 P4 Port

9.7.1 P4 Port Description

P4 is 8-bit I/O port. P4 control registers consist of P4 data register (P4), P4 direction register (P4IO), P4 pull-up resistor selection register (P4PU) and P4 open-drain selection register (P4OD). Refer to the port function selection registers for the P4 function selection.

9.7.2 Register description for P4

P4 (P4 Data Register) : A0H

7	6	5	4	3	2	1	0
P47	P46	P45	P44	P43	P42	P41	P40
R/W							

Initial value : 00H

P4[7:0] I/O Data

P4IO (P4 Direction Register) : C9H

7	6	5	4	3	2	1	0
P47IO	P46IO	P45IO	P44IO	P43IO	P42IO	P41IO	P40IO
R/W							

Initial value : 00H

P4IO[7:0] P4 Data I/O Direction

0	Input
1	Output

P4PU (P4 Pull-up Resistor Selection Register) : E2H

7	6	5	4	3	2	1	0
P47PU	P46PU	P45PU	P44PU	P43PU	P42PU	P41PU	P40PU
R/W							

Initial value : 00H

P4PU[7:0] Configure Pull-up Resistor of P4 Port

0	Disable
1	Enable

P4OD (P4 Open-drain Selection Register) : D6H

7	6	5	4	3	2	1	0
P47OD	P46OD	P45OD	P44OD	P43OD	P42OD	P41OD	P40OD
R/W							

Initial value : 00H

P4OD[7:0] Configure Open-drain of P4 Port

0	Push-pull output
1	Open-drain output

9.8 P6 Port

9.8.1 P6 Port Description

P6 is 8-bit I/O port. P6 control registers consist of P6 data register (P6), P6 direction register (P6IO), P6 pull-up resistor selection register (P6PU) and P6 open-drain selection register (P6OD). Refer to the port function selection registers for the P6 function selection.

9.8.2 Register description for P6

P6 (P6 Data Register) : 91H

7	6	5	4	3	2	1	0
P67	P66	P65	P64	P63	P62	P61	P60
R/W							

Initial value : 00H

P6[7:0] I/O Data

P6IO (P6 Direction Register) : D9H

7	6	5	4	3	2	1	0
P67IO	P66IO	P65IO	P64IO	P63IO	P62IO	P61IO	P60IO
R/W							

Initial value : 00H

P6IO[7:0] P6 Data I/O Direction

0	Input
1	Output

P6PU (P6 Pull-up Resistor Selection Register) : E4H

7	6	5	4	3	2	1	0
P67PU	P66PU	P65PU	P64PU	P63PU	P62PU	P61PU	P60PU
R/W							

Initial value : 00H

P6PU[7:0] Configure Pull-up Resistor of P6 Port

0	Disable
1	Enable

P6OD (P6 Open-drain Selection Register) : DAH

7	6	5	4	3	2	1	0
P67OD	P66OD	P65OD	P64OD	P63OD	P62OD	P61OD	P60OD
R/W							

Initial value : 00H

P6OD[7:0] Configure Open-drain of P6 Port

0	Push-pull output
1	Open-drain output

9.9 P7 Port

9.9.1 P7 Port Description

P7 is 8-bit I/O port. P7 control registers consist of P7 data register (P7), P7 direction register (P7IO), and P7 pull-up resistor selection register (P7PU). Refer to the port function selection registers for the P7 function selection.

9.9.2 Register description for P7

P7 (P7 Data Register) : 92H

7	6	5	4	3	2	1	0
P77	P76	P75	P74	P73	P72	P71	P70
R/W							

Initial value : 00H

P7[7:0] I/O Data

P7IO (P7 Direction Register) : E1H

7	6	5	4	3	2	1	0
P77IO	P76IO	P75IO	P74IO	P73IO	P72IO	P71IO	P70IO
R/W							

Initial value : 00H

P7IO[7:0] P7 Data I/O Direction

0	Input
1	Output

P7PU (P7 Pull-up Resistor Selection Register) : E5H

7	6	5	4	3	2	1	0
P77PU	P76PU	P75PU	P74PU	P73PU	P72PU	P71PU	P70PU
R/W							

Initial value : 00H

P7PU[7:0] Configure Pull-up Resistor of P7 Port

0	Disable
1	Enable

9.10 P8 Port

9.10.1 P8 Port Description

P8 is 8-bit I/O port. P8 control registers consist of P8 data register (P8), P8 direction register (P8IO), and P8 pull-up resistor selection register (P8PU). Refer to the port function selection registers for the P8 function selection.

9.10.2 Register description for P8

P8 (P8 Data Register) : 93H

7	6	5	4	3	2	1	0
P87	P86	P85	P84	P83	P82	P81	P80
RW							

Initial value : 00H

P8[7:0] I/O Data

P8IO (P8 Direction Register) : E9H

7	6	5	4	3	2	1	0
P87IO	P86IO	P85IO	P84IO	P83IO	P82IO	P81IO	P80IO
RW							

Initial value : 00H

P8IO[7:0] P8 Data I/O Direction

- | | |
|---|--------|
| 0 | Input |
| 1 | Output |

P8PU (P8 Pull-up Resistor Selection Register) : E6H

7	6	5	4	3	2	1	0
P87PU	P86PU	P85PU	P84PU	P83PU	P82PU	P81PU	P80PU
RW							

Initial value : 00H

P8PU[7:0] Configure Pull-up Resistor of P8 Port

- | | |
|---|---------|
| 0 | Disable |
| 1 | Enable |

9.11 P9 Port

9.11.1 P9 Port Description

P9 is 4-bit I/O port. P9 control registers consist of P9 data register (P9), P9 direction register (P9IO), P9 pull-up resistor selection register (P9PU), and P9 open-drain selection register (P9OD). Refer to the port function selection registers for the P9 function selection.

9.11.2 Register description for P9

P9 (P9 Data Register) : C0H

7	6	5	4	3	2	1	0
-	-	-	-	P93	P92	P91	P90
-	-	-	-	RW	RW	RW	R/W

Initial value : 00H

P9[3:0] I/O Data

P9IO (P9 Direction Register) : F1H

7	6	5	4	3	2	1	0
-	-	-	-	P93IO	P92IO	P91IO	P90IO
-	-	-	-	RW	RW	RW	R/W

Initial value : 00H

P9IO[3:0] P9 Data I/O Direction

0 Input

1 Output

Note) EINT10/EC0 function possible when input

P9PU (P9 Pull-up Resistor Selection Register) : E7H

7	6	5	4	3	2	1	0
-	-	-	-	P93PU	P92PU	P91PU	P90PU
-	-	-	-	RW	RW	RW	RW

Initial value : 00H

P9PU[3:0] Configure Pull-up Resistor of P9 Port

0 Disable

1 Enable

P9OD (P9 Open-drain Selection Register) : DBH

7	6	5	4	3	2	1	0
-	-	-	-	P93OD	P92OD	P91OD	P90OD
-	-	-	-	RW	RW	RW	R/W

Initial value : 00H

P9OD[3:0] Configure Open-drain of P9 Port

0 Push-pull output

1 Open-drain output

9.12 Port Function

9.12.1 Port Function Description

Port function control registers consist of Port function selection register 0 ~ 9. (P03FSR ~ P9FSR).

9.12.2 Register description for P03FSR ~ P9FSR

P03FSR (Port 0/3 Function Selection Register) : EAH

7	6	5	4	3	2	1	0
PFSR33	PFSR32	PFSR31	PFSR30	PFSR03	PFSR02	PFSR01	PFSR00
RW							

Initial value : 00H

PFSR33	P33 Function Select
0	I/O Port
1	TXD Function
PFSR32	Keep always '0b'
PFSR31	Keep always '0b'
PFSR30	P30 Function Select
0	I/O Port
1	LVIREF Function
PFSR03	P07 Function Select
0	I/O Port
1	REM Function
PFSR02	Keep always '0b'
PFSR01	Keep always '0b'
PFSR00	P03 Function Select
0	I/O Port
1	BUZO Function

P1FSR (Port 1 Function Selection Register) : EBH

7	6	5	4	3	2	1	0
-	-	-	-	PFSR13	PFSR12	PFSR11	PFSR10
-	-	-	-	RW	RW	RW	RW

Initial value : 00H

PFSR13	P13 Function Select
0	I/O Port (EINT3 function possible when input)
1	AN7 Function
PFSR12	P12 Function Select
0	I/O Port (EINT2 function possible when input)
1	AN6 Function
PFSR11	P11 Function Select
0	I/O Port (EINT1 function possible when input)
1	AN5 Function
PFSR10	P10 Function Select
0	I/O Port (EINT0 function possible when input)
1	AN4 Function

P2FSR (Port 2 Function Selection Register) : ECH

7	6	5	4	3	2	1	0
PFSR27	PFSR26	PFSR25	PFSR24	PFSR23	PFSR22	PFSR21	PFSR20
R/W							

Initial value : 00H

PFSR27	P27 Function Select
	0 I/O Port
	1 AN3 Function
PFSR26	P26 Function Select
	0 I/O Port
	1 AN2 Function
PFSR25	P25 Function Select
	0 I/O Port
	1 AN1 Function
PFSR24	P24 Function Select
	0 I/O Port
	1 AN0 Function
PFSR23	P23 Function Select
	0 I/O Port
	1 SEG36 Function
PFSR22	P22 Function Select
	0 I/O Port
	1 SEG35 Function
PFSR21	P21 Function Select
	0 I/O Port
	1 SEG34 Function
PFSR20	P20 Function Select
	0 I/O Port
	1 SEG33 Function

P4FSR (Port 4 Function Selection Register) : EDH

7	6	5	4	3	2	1	0
PFSR47	PFSR46	PFSR45	PFSR44	PFSR43	PFSR42	PFSR41	PFSR40
RW	RW	RW	RW	RW	RW	RW	RW
Initial value : 00H							
PFSR47		P47 Function Select					
		0 I/O Port					
		1 COM1/SEG0 Function					
PFSR46		P46 Function Select					
		0 I/O Port					
		1 COM0 Function					
PFSR45		P45 Function Select					
		0 I/O Port					
		1 CAPL Function					
PFSR44		P44 Function Select					
		0 I/O Port					
		1 CAPH Function					
PFSR43		P43 Function Select					
		0 I/O Port					
		1 VLC3 Function					
PFSR42		P42 Function Select					
		0 I/O Port					
		1 VLC2 Function					
PFSR41		P41 Function Select					
		0 I/O Port					
		1 VLC1 Function					
PFSR40		P40 Function Select					
		0 I/O Port					
		1 VLC0 Function					

Note) The P47 is automatically configured as common or segment signal according to the duty in the LCDCRL register when the pin is selected as a sub-function.

P6FSR (Port 6 Function Selection Register) : EFH

7	6	5	4	3	2	1	0
PFSR67	PFSR66	PFSR65	PFSR64	PFSR63	PFSR62	PFSR61	PFSR60
RW	RW	RW	RW	RW	RW	RW	RW
Initial value : 00H							
PFSR67 P67 Function Select 0 I/O Port 1 SEG24 Function PFSR66 P66 Function Select 0 I/O Port 1 SEG23 Function PFSR65 P65 Function Select 0 I/O Port 1 SEG22 Function PFSR64 P64 Function Select 0 I/O Port 1 SEG21 Function PFSR63 P63 Function Select 0 I/O Port 1 SEG20 Function PFSR62 P62 Function Select 0 I/O Port 1 SEG19 Function PFSR61 P61 Function Select 0 I/O Port 1 SEG18 Function PFSR60 P60 Function Select 0 I/O Port 1 SEG17 Function							

P7FSR (Port 7 Function Selection Register) : ADH

7	6	5	4	3	2	1	0
PFSR77	PFSR76	PFSR75	PFSR74	PFSR73	PFSR72	PFSR71	PFSR70
RW	RW	RW	RW	RW	RW	RW	RW
Initial value : 00H							
PFSR77 P77 Function Select 0 I/O Port 1 SEG16 Function PFSR76 P76 Function Select 0 I/O Port 1 SEG15 Function PFSR75 P75 Function Select 0 I/O Port 1 SEG14 Function PFSR74 P74 Function Select 0 I/O Port 1 SEG13 Function PFSR73 P73 Function Select 0 I/O Port 1 SEG12 Function PFSR72 P72 Function Select 0 I/O Port 1 SEG11 Function PFSR71 P71 Function Select 0 I/O Port 1 SEG10 Function PFSR70 P70 Function Select 0 I/O Port 1 SEG9 Function							

P8FSR (Port 8 Function Selection Register) : AEH

7	6	5	4	3	2	1	0	
PFSR87	PFSR86	PFSR85	PFSR84	PFSR83	PFSR82	PFSR81	PFSR80	
RW	RW	RW	RW	RW	RW	RW	RW	
Initial value : 00H								
PFSR87		P87 Function Select						
		0	I/O Port					
		1	SEG8 Function					
PFSR86		P86 Function Select						
		0	I/O Port					
		1	SEG7 Function					
PFSR85		P85 Function Select						
		0	I/O Port					
		1	COM7/SEG6 Function					
PFSR84		P84 Function Select						
		0	I/O Port					
		1	COM6/SEG5 Function					
PFSR83		P83 Function Select						
		0	I/O Port					
		1	COM5/SEG4 Function					
PFSR82		P82 Function Select						
		0	I/O Port					
		1	COM4/SEG3 Function					
PFSR81		P81 Function Select						
		0	I/O Port					
		1	COM3/SEG2 Function					
PFSR80		P80 Function Select						
		0	I/O Port					
		1	COM2/SEG1 Function					

Notes) 1. The P85 ~ P80 are automatically configured as common or segment signal according to the duty in the LCDCRL register when the pin is selected as a sub-function.

P9FSR (Port 9 Function Selection Register) : AFH

7	6	5	4	3	2	1	0
-	-	-	-	-	PFSR92	PFSR91	PFSR90
-	-	-	-	-	R/W	R/W	R/W

Initial value : 00H

PFSR92

P93 Function Select

0 I/O Port (EINT10 function possible when input)

1 T0O/PWM0O Function

PFSR91

P91 Function Select

0 I/O Port

1 XOUT Function

PFSR90

P90 Function Select

0 I/O Port

1 XIN Function

Note) Refer to the configure option for the P92/RESETB.

10. Interrupt Controller

10.1 Overview

The MC96F7616A supports up to 24 interrupt sources. The interrupts have separate enable register bits associated with them, allowing software control. They can also have four levels of priority assigned to them. The non-maskable interrupt source is always enabled with a higher priority than any other interrupt source, and is not controllable by software. The interrupt controller has following features:

- Receive the request from 24 interrupt source
- 6 group priority
- 4 priority levels
- Multi Interrupt possibility
- If the requests of different priority levels are received simultaneously, the request of higher priority level is served first.
- Each interrupt source can be controlled by EA bit and each IEx bit
- Interrupt latency: 3~9 machine cycles in single interrupt system

The non-maskable interrupt is always enabled. The maskable interrupts are enabled through four pair of interrupt enable registers (IE, IE1, IE2, IE3). Each bit of IE, IE1, IE2, IE3 register individually enables/disables the corresponding interrupt source. Overall control is provided by bit 7 of IE (EA). When EA is set to '0', all interrupts are disabled; when EA is set to '1', interrupts are individually enabled or disabled through the other bits of the interrupt enable registers. The EA bit is always cleared to '0' jumping to an interrupt service vector and set to '1' executing the [RETI] instruction. The MC96F7616A supports a four-level priority scheme. Each maskable interrupt is individually assigned to one of four priority levels according to IP and IP1.

Table 10-1 shows the Interrupt Group Priority Level that is available for sharing interrupt priority. Priority of a group is set by two bits of interrupt priority registers (one bit from IP, another one from IP1). Interrupt service routine serves higher priority interrupt first. If two requests of different priority levels are received simultaneously, the request of higher priority level is served prior to the lower one.

Table 10-1 Interrupt Group Priority Level

Interrupt Group	Highest → Lowest					Highest ↓ Lowest
0 (Bit0)	Interrupt 0	Interrupt 6	Interrupt 12	Interrupt 18		
1 (Bit1)	Interrupt 1	Interrupt 7	Interrupt 13	Interrupt 19		
2 (Bit2)	Interrupt 2	Interrupt 8	Interrupt 14	Interrupt 20		
3 (Bit3)	Interrupt 3	Interrupt 9	Interrupt 15	Interrupt 21		
4 (Bit4)	Interrupt 4	Interrupt 10	Interrupt 16	Interrupt 22		
5 (Bit5)	Interrupt 5	Interrupt 11	Interrupt 17	Interrupt 23		

10.2 External Interrupt

The external interrupt on INT0, INT1, INT2, INT3, and INT5 pins receive various interrupt request depending on the external interrupt polarity 0 register (EIPOL0), external interrupt polarity 1 high register (EIPOL1H), and external interrupt polarity 1 low register (EIPOL1L) as shown in Figure 10.1. Also each external interrupt source has control enable/disable bits. The external interrupt flag 0 register (EIFLAG0) and external interrupt flag 1 register (EIFLAG1) provides the status of external interrupts.




Figure 10.1 External Interrupt Description

10.3 Block Diagram




Figure 10.2 Block Diagram of Interrupt

- Notes)
1. The release signal for stop/idle mode may be generated by all interrupt sources which are enabled without reference to the priority level.
 2. An interrupt request is delayed while data are written to IE, IE1, IE2, IE3, IP, IP1, and PCON register.

10.4 Interrupt Vector Table

The interrupt controller supports 24 interrupt sources as shown in the Table 10-2. When interrupt is served, long call instruction (LCALL) is executed and program counter jumps to the vector address. All interrupt requests have their own priority order.

Table 10-2 Interrupt Vector Address Table

Interrupt Source	Symbol	Interrupt Enable Bit	Polarity	Mask	Vector Address
Hardware Reset	RESETB	0 0	0	Non-Maskable	0000H
Reserved	INT0	IE.0	1	Maskable	0003H
External Interrupt 10	INT1	IE.1	2	Maskable	000BH
Reserved	INT2	IE.2	3	Maskable	0013H
External Interrupt 13	INT3	IE.3	4	Maskable	001BH
-	INT4	IE.4	5	Maskable	0023H
External Interrupt 0 – 7	INT5	IE.5	6	Maskable	002BH
-	INT6	IE1.0	7	Maskable	0033H
-	INT7	IE1.1	8	Maskable	003BH
-	INT8	IE1.2	9	Maskable	0043H
UART Rx Interrupt	INT9	IE1.3	10	Maskable	004BH
UART Tx Interrupt	INT10	IE1.4	11	Maskable	0053H
Reserved	INT11	IE1.5	12	Maskable	005BH
T0 Overflow Interrupt	INT12	IE2.0	13	Maskable	0063H
T0 Match Interrupt	INT13	IE2.1	14	Maskable	006BH
T1 Match Interrupt	INT14	IE2.2	15	Maskable	0073H
T2 Match Interrupt	INT15	IE2.3	16	Maskable	007BH
T3 Match Interrupt	INT16	IE2.4	17	Maskable	0083H
-	INT17	IE2.5	18	Maskable	008BH
ADC Interrupt	INT18	IE3.0	19	Maskable	0093H
-	INT19	IE3.1	20	Maskable	009BH
WT Interrupt	INT20	IE3.2	21	Maskable	00A3H
WDT Interrupt	INT21	IE3.3	22	Maskable	00ABH
BIT Interrupt	INT22	IE3.4	23	Maskable	00B3H
-	INT23	IE3.5	24	Maskable	00BBH

For maskable interrupt execution, EA bit must set '1' and specific interrupt must be enabled by writing '1' to associated bit in the IE_x. If an interrupt request is received, the specific interrupt request flag is set to '1'. And it remains '1' until CPU accepts interrupt. If the interrupt is served, the interrupt request flag will be cleared automatically.

10.5 Interrupt Sequence

An interrupt request is held until the interrupt is accepted or the interrupt latch is cleared to '0' by a reset or an instruction. Interrupt acceptance always generates at last cycle of the instruction. So instead of fetching the current instruction, CPU executes internally LCALL instruction and saves the PC at stack. For the interrupt service routine, the interrupt controller gives the address of LJMP instruction to CPU. Since the end of the execution of current instruction, it needs 3~9 machine cycles to go to the interrupt service routine. The interrupt service task is terminated by the interrupt return instruction [RETI]. Once an interrupt request is generated, the following process is performed.




Figure 10.3 Interrupt Vector Address Table

10.6 Effective Timing after Controlling Interrupt Bit

Case a) Control Interrupt Enable Register (IE, IE1, IE2, IE3)




Figure 10.4 Effective Timing of Interrupt Enable Register

Case b) Interrupt flag Register




Figure 10.5 Effective Timing of Interrupt Flag Register

10.7 Multi Interrupt

If two requests of different priority levels are received simultaneously, the request of higher priority level is served first. If more than one interrupt request are received, the interrupt polling sequence determines which request is served first by hardware. However, for special features, multi-interrupt processing can be executed by software.




Figure 10.6 Effective Timing of Interrupt

Figure 10.6 shows an example of multi-interrupt processing. While INT1 is served, INT0 which has higher priority than INT1 is occurred. Then INT0 is served immediately and then the remain part of INT1 service routine is executed. If the priority level of INT0 is same or lower than INT1, INT0 will be served after the INT1 service has completed.

An interrupt service routine may be only interrupted by an interrupt of higher priority and, if two interrupts of different priority occur at the same time, the higher level interrupt will be served first. An interrupt cannot be interrupted by another interrupt of the same or a lower priority level. If two interrupts of the same priority level occur simultaneously, the service order for those interrupts is determined by the scan order.

10.8 Interrupt Enable Accept Timing




Figure 10.7 Interrupt Response Timing Diagram

10.9 Interrupt Service Routine Address




Figure 10.8 Correspondence between Vector Table Address and the Entry Address of ISP

10.10 Saving/Restore General-Purpose Registers




Figure 10.9 Saving/Restore Process Diagram and Sample Source

10.11 Interrupt Timing




Figure 10.10 Timing Chart of Interrupt Acceptance and Interrupt Return Instruction

Interrupt sources are sampled at the last cycle of a command. If an interrupt source is detected the lower 8-bit of interrupt vector (INT_VEC) is decided. M8051W core makes interrupt acknowledge at the first cycle of a command, and executes long call to jump to interrupt service routine.

Note) command cycle CLPx: L=Last cycle, 1=1st cycle or 1st phase, 2=2nd cycle or 2nd phase

10.12 Interrupt Register Overview

10.12.1 Interrupt Enable Register (IE, IE1, IE2, IE3)

Interrupt enable register consists of global interrupt control bit (EA) and peripheral interrupt control bits. Total 24 peripherals are able to control interrupt.

10.12.2 Interrupt Priority Register (IP, IP1)

The 24 interrupts are divided into 6 groups which have each 4 interrupt sources. A group can be assigned 4 levels interrupt priority using interrupt priority register. Level 3 is the highest priority, while level 0 is the lowest priority. After a reset IP and IP1 are cleared to '00H'. If interrupts have the same priority level, lower number interrupt is served first.

10.12.3 External Interrupt Flag Register (EIFLAG0, EIFLAG1)

The external interrupt flag 0 register (EIFLAG0) and external interrupt flag 1 register (EIFLAG1) are set to '1' when the external interrupt generating condition is satisfied. The flag is cleared when the interrupt service routine is executed. Alternatively, the flag can be cleared by writing a '0' to it.

10.12.4 External Interrupt Polarity Register (EIPOL0, EIPOL1H, EIPOL1L)

The external interrupt polarity 0 register (EIPOL0), external interrupt polarity 1 high register (EIPOL1H) and external interrupt polarity 1 low register (EIPOL1L) determines which type of rising/falling/both edge interrupt. Initially, default value is no interrupt at any edge.

10.12.5 Register Map

Table 10-3 Interrupt Register Map

Name	Address	Dir	Default	Description
IE	A8H	R/W	00H	Interrupt Enable Register
IE1	A9H	R/W	00H	Interrupt Enable Register 1
IE2	AAH	R/W	00H	Interrupt Enable Register 2
IE3	ABH	R/W	00H	Interrupt Enable Register 3
IP	B8H	R/W	00H	Interrupt Priority Register
IP1	F8H	R/W	00H	Interrupt Priority Register 1
EIFLAG0	A3H	R/W	00H	External Interrupt Flag 0 Register
EIPOL0	A4H	R/W	00H	External Interrupt Polarity 0 Register
EIFLAG1	A5H	R/W	00H	External Interrupt Flag 1 Register
EIPOL1L	A6H	R/W	00H	External Interrupt Polarity 1 Low Register
EIPOL1H	A7H	R/W	00H	External Interrupt Polarity 1 High Register

10.13 Interrupt Register Description

The interrupt register is used for controlling interrupt functions. Also it has external interrupt control registers. The interrupt register consists of interrupt enable register (IE), interrupt enable register 1 (IE1), interrupt enable register 2 (IE2) and interrupt enable register 3 (IE3). For external interrupt, it consists of external interrupt flag 0 register (EIFLAG0), external interrupt polarity 0 register (EIPOL0) and external interrupt flag 1 register (EIFLAG1), external interrupt polarity 1 low register (EIPOL1L) and external interrupt polarity 1 high register (EIPOL1H).

10.13.1 Register Description for Interrupt

IE (Interrupt Enable Register) : A8H

7	6	5	4	3	2	1	0
EA	-	INT5E	-	INT3E	INT2E	INT1E	INT0E
RW	-	RW	-	RW	RW	RW	RW

Initial value : 00H

EA	Enable or Disable All Interrupt bits
	0 All Interrupt disable
	1 All Interrupt enable
INT5E	Enable or Disable External Interrupt 0 ~ 7 (EINT0 ~ EINT7)
	0 Disable
	1 Enable
INT3E	Enable or Disable External Interrupt 13 (EINT13)
	0 Disable
	1 Enable
INT2E	Keep always '0b'
INT1E	Enable or Disable External Interrupt 10 (EINT10)
	0 Disable
	1 Enable
INT0E	Keep always '0b'

IE1 (Interrupt Enable Register 1): A9H

7	6	5	4	3	2	1	0
-	-	INT11E	INT10E	INT9E	-	-	-
-	-	RW	RW	RW	-	-	-

Initial value: 00H

INT11E	Keep always '0b'
INT10E	Enable or Disable UART Tx Interrupt
0	Disable
1	Enable
INT9E	Enable or Disable UART Rx Interrupt
0	Disable
1	Enable

IE2 (Interrupt Enable Register 2) : AAH

7	6	5	4	3	2	1	0
-	-	-	INT16E	INT15E	INT14E	INT13E	INT12E
-	-	-	RW	RW	RW	RW	RW

Initial value : 00H

INT16E	Enable or Disable Timer 3 Match Interrupt
0	Disable
1	Enable
INT15E	Enable or Disable Timer 2 Match Interrupt
0	Disable
1	Enable
INT14E	Enable or Disable Timer 1 Match Interrupt
0	Disable
1	Enable
INT13E	Enable or Disable Timer 0 Match Interrupt
0	Disable
1	Enable
INT12E	Enable or Disable Timer 0 Overflow Interrupt
0	Disable
1	Enable

IE3 (Interrupt Enable Register 3) : ABH

7	6	5	4	3	2	1	0
-	-	-	INT22E	INT21E	INT20E	-	INT18E
-	-	-	R/W	R/W	R/W	-	R/W

Initial value : 00H

INT22E Enable or Disable BIT Interrupt

0 Disable

1 Enable

INT21E Enable or Disable WDT Interrupt

0 Disable

1 Enable

INT20E Enable or Disable WT Interrupt

0 Disable

1 Enable

INT18E Enable or Disable ADC Interrupt

0 Disable

1 Enable

IP (Interrupt Priority Register) : B8H

7	6	5	4	3	2	1	0
-	-	IP5	IP4	IP3	IP2	IP1	IP0
-	-	R/W	R/W	R/W	R/W	R/W	R/W

Initial value : 00H

IP1 (Interrupt Priority Register 1) : F8H

7	6	5	4	3	2	1	0
-	-	IP15	IP14	IP13	IP12	IP11	IP10
-	-	R/W	R/W	R/W	R/W	R/W	R/W

Initial value : 00H

IP[5:0], IP1[5:0] Select Interrupt Group Priority

IP1x IPx Description

0 0 level 0 (lowest)

0 1 level 1

1 0 level 2

1 1 level 3 (highest)

EIFLAG0 (External Interrupt Flag 0 Register) : A3H

7	6	5	4	3	2	1	0
TOOVIFR	TOIFR	SIOIFR	-	FLAG13	FLAG12	FLAG10	FLAG8
R/W	R/W	R/W	-	R/W	R/W	R/W	R/W

Initial value : 00H

T0OVIFR	When T0 Overflow Interrupt occurs, this bit becomes '1'. For clearing bit, write '0' to this bit or auto clear by INT_ACK signal.
0	T0 overflow interrupt no generation
1	T0 overflow interrupt generation
TOIFR	When T0 Match Interrupt occurs, this bit becomes '1'. For clearing bit, write '0' to this bit or auto clear by INT_ACK signal.
0	T0 match interrupt no generation
1	T0 match interrupt generation
SIOIFR	Keep always '0b'.
EIFLAG0[3:0]	When an External Interrupt is occurred, the flag becomes '1'. The flag is cleared by writing '0' to the bit or automatically cleared by INT_ACK signal.
0	External Interrupt not occurred
1	External Interrupt occurred

Note) EIFLAG0[2] and EIFLAG0[0] bits keep always '0b'.

EIPOL0 (External Interrupt Polarity 0 Register): A4H

7	6	5	4	3	2	1	0
POL13		POL12		POL10		POL8	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Initial value: 00H

EIPOL0[7:0]	External Interrupt (EINT10, EINT13) polarity selection
POLn[1:0]	Description
0 0	No interrupt at any edge
0 1	Interrupt on rising edge
1 0	Interrupt on falling edge
1 1	Interrupt on falling/rising edge

Where n = 10 and 13

Note) EIPOL0[5:4] and EIPOL0[1:0] bits keep always '00b'.

EIFLAG1 (External Interrupt Flag 1 Register) : A5H

7	6	5	4	3	2	1	0
FLAG7	FLAG6	FLAG5	FLAG4	FLAG3	FLAG2	FLAG1	FLAG0
RW							

Initial value : 00H

EIFLAG1[7:0]	When an External Interrupt is occurred, the flag becomes '1'. The flag is cleared only by writing '0' to the bit. So, the flag should be cleared by software.
0	External Interrupt not occurred
1	External Interrupt occurred

EIPOL1L (External Interrupt Polarity 1 Low Register) : A6H

7	6	5	4	3	2	1	0
POL3		POL2		POL1		POL0	
RW	RW	RW	RW	RW	RW	RW	RW

Initial value : 00H

EIPOL1L[7:0]	External Interrupt (EINT0, EINT1, EINT2, EINT3) polarity selection
POLn[1:0]	Description
0 0	No interrupt at any edge
0 1	Interrupt on rising edge
1 0	Interrupt on falling edge
1 1	Interrupt on falling/rising edge

Where n = 0, 1, 2 and 3

EIPOL1H(External Interrupt Polarity 1 High Register) : A7H

7	6	5	4	3	2	1	0
POL7		POL6		POL5		POL4	
RW	RW	RW	RW	RW	RW	RW	RW

Initial value : 00H

EIPOL1H[7:0]	External Interrupt (EINT4, EINT5, EINT6, EINT7) polarity selection
POLn[1:0]	Description
0 0	No interrupt at any edge
0 1	Interrupt on rising edge
1 0	Interrupt on falling edge
1 1	Interrupt on falling/rising edge

Where n = 4, 5, 6 and 7

11. Peripheral Hardware

11.1 Clock Generator

11.1.1 Overview

As shown in Figure 11.1, the clock generator produces the basic clock pulses which provide the system clock to be supplied to the CPU and the peripheral hardware. It contains main/sub-frequency clock oscillator. The main/sub clock operation can be easily obtained by attaching a crystal between the XIN/SXIN and XOUT/SXOUT pin, respectively. The main/sub clock can be also obtained from the external oscillator. In this case, it is necessary to put the external clock signal into the XIN/SXIN pin and open the XOUT/SXOUT pin. The default system clock is 1MHz INT-RC Oscillator and the default division rate is four. In order to stabilize system internally, it is used 1MHz INT-RC oscillator on POR.

- Calibrated Internal RC Oscillator (4 MHz)
 - . INT-RC OSC/1 (4 MHz)
 - . INT-RC OSC/2 (2 MHz)
 - . INT-RC OSC/4 (1 MHz, Default system clock)
 - . INT-RC OSC/8 (0.5 MHz)
- Main Crystal Oscillator (0.4~12 MHz)
- Sub Crystal Oscillator (32.768 kHz)
- Internal WDTRC Oscillator (5 kHz)

11.1.2 Block Diagram




Figure 11.1 Clock Generator Block Diagram

11.1.3 Register Map

Table 11-1 Clock Generator Register Map

Name	Address	Dir	Default	Description
SCCR	8AH	R/W	00H	System and Clock Control Register
OSCCR	C8H	R/W	08H	Oscillator Control Register

11.1.4 Clock Generator Register Description

The clock generator register uses clock control for system operation. The clock generation consists of System and clock control register and oscillator control register.

11.1.5 Register Description for Clock Generator

SCCR (System and Clock Control Register) : 8AH

7	6	5	4	3	2	1	0
WONS	PSAVE	-	-	-	-	SCLK1	SCLK0
R/W	R/W	-	-	-	-	R/W	R/W

Initial value : 00H

WONS	Control the Operation of WDT RC-Oscillation during STOP mode													
	0 WDTRC-Oscillator is disabled at STOP mode													
	1 WDTRC-Oscillator is enabled at STOP mode													
Notes)														
1. When this bit is “1”, the WDTRC oscillator (5kHz) is oscillated and selected as the clock source of the WDT block in the STOP mode, but the WDTRC stops and the BIT overflow clock is the clock source for the WDT block at normal mode.														
2. When this bit is “0”, the WDTRC is always stopped and the BIT overflow clock is selected as the clock source for the WDT block														
PSAVE	Power Save Mode Control Bit													
	0 Normal circuit for sub oscillator													
	1 Power saving circuit for sub oscillator													
Notes)														
1. A capacitor (0.1μF) should be connected between VREG and VSS when the sub oscillator is used to power saving mode.														
2. The PSAVE automatically cleared to ‘0’ when the sub oscillator is stopped by SCLKE or CPU is entered into STOP mode in sub operating mode.														
3. The delay is needed 500ms over from sub osc start to PSAVE change to “1”.														
SCLK [1:0]	System Clock Selection Bit													
	SCLK1 SCLK0 Description													
	0 0 INT RC OSC for system clock													
	0 1 External Main OSC (f_{XIN}) for system clock													
	1 x External Sub OSC (f_{SUB}) for system clock													

Where x is “don’t care.”

OSCCR (Oscillator Control Register) : C8H

7	6	5	4	3	2	1	0
-	-	-	IRCS1	IRCS0	IRCE	XCLKE	SCLKE
-	-	-	R/W	R/W	R/W	R/W	R/W

Initial value : 08H

IRCS[1:0]	Internal RC Oscillator Post-divider Selection		
	IRCS1	IRCS0	Description
	0	0	INT-RC/8 (0.5MHz)
	0	1	INT-RC/4 (1MHz)
	1	0	INT-RC/2 (2MHz)
	1	1	INT-RC/1 (4MHz)
IRCE	Control the Operation of the Internal RC Oscillator		
	0	Enable operation of INT-RC OSC	
	1	Disable operation of INT-RC OSC	
XCLKE	Control the Operation of the External Main Oscillator		
	0	Disable operation of X-TAL	
	1	Enable operation of X-TAL	
SCLKE	Control the Operation of the External Sub Oscillator		
	0	Disable operation of SX-TAL	
	1	Enable operation of SX-TAL	
Note) The delay is needed 500ms over from sub osc start to PSAVE change to "1".			

11.2 Basic Interval Timer

11.2.1 Overview

The MC96F7616A has one 8-bit basic interval timer that is free-run and can't stop. Block diagram is shown in Figure 11.2. In addition, the basic interval timer generates the time base for watchdog timer counting. It also provides a basic interval timer interrupt (BITIFR).

The MC96F7616A has these basic interval timer (BIT) features:

- During Power On, BIT gives a stable clock generation time
- On exiting Stop mode, BIT gives a stable clock generation time
- As timer function, timer interrupt occurrence

11.2.2 Block Diagram




Figure 11.2 Basic Interval Timer Block Diagram

11.2.3 Register Map

Table 11-2 Basic Interval Timer Register Map

Name	Address	Dir	Default	Description
BITCNT	8CH	R	00H	Basic Interval Timer Counter Register
BITCR	8BH	R/W	01H	Basic Interval Timer Control Register

11.2.4 Basic Interval Timer Register Description

The basic interval timer register consists of basic interval timer counter register (BITCNT) and basic interval timer control register (BITCR). If BCLR bit is set to '1', BITCNT becomes '0' and then counts up. After 1 machine cycle, BCLR bit is cleared to '0' automatically.

11.2.5 Register Description for Basic Interval Timer

BITCNT (Basic Interval Timer Counter Register) : 8CH

7	6	5	4	3	2	1	0
BITCNT7	BITCNT6	BITCNT5	BITCNT4	BITCNT3	BITCNT2	BITCNT1	BITCNT0
R	R	R	R	R	R	R	R

Initial value : 00H

BITCNT[7:0] BIT Counter

BITCR (Basic Interval Timer Control Register) : 8BH

7	6	5	4	3	2	1	0
BITIFR	BITCK1	BITCK0	-	BCLR	BCK2	BCK1	BCK0
R/W	R/W	R/W	-	R/W	R/W	R/W	R/W

Initial value : 01H

BITIFR	When BIT Interrupt occurs, this bit becomes '1'. For clearing bit, write '0' to this bit or auto clear by INT_ACK signal.		
	0 BIT interrupt no generation 1 BIT interrupt generation		
BITCK[1:0]	Select BIT clock source		
	BITCK1 BITCK0 Description		
	0 0 fx/4096 0 1 fx/1024 1 0 fx/128 1 1 fx/16		
BCLR	If this bit is written to '1', BIT Counter is cleared to '0'		
	0 Free Running 1 Clear Counter		
BCK[2:0]	Select BIT overflow period		
	BCK2 BCK1 BCK0 Description		
	0 0 0 Bit 0 overflow (BIT Clock * 2) 0 0 1 Bit 1 overflow (BIT Clock * 4) (default) 0 1 0 Bit 2 overflow (BIT Clock * 8) 0 1 1 Bit 3 overflow (BIT Clock * 16) 1 0 0 Bit 4 overflow (BIT Clock * 32) 1 0 1 Bit 5 overflow (BIT Clock * 64) 1 1 0 Bit 6 overflow (BIT Clock * 128) 1 1 1 Bit 7 overflow (BIT Clock * 256)		

11.3 Watch Dog Timer

11.3.1 Overview

The watchdog timer rapidly detects the CPU malfunction such as endless looping caused by noise or something like that, and resumes the CPU to the normal state. The watchdog timer signal for malfunction detection can be used as either a CPU reset or an interrupt request. When the watchdog timer is not being used for malfunction detection, it can be used as a timer to generate an interrupt at fixed intervals. It is possible to use free running 8-bit timer mode (WDTRSON='0') or watch dog timer mode (WDTRSON='1') as setting WDTCR[6] bit. If WDTCR[5] is written to '1', WDT counter value is cleared and counts up. After 1 machine cycle, this bit is cleared to '0' automatically. The watchdog timer consists of 8-bit binary counter and the watchdog timer data register. When the value of 8-bit binary counter is equal to the 8 bits of WDTCNT, the interrupt request flag is generated. This can be used as watchdog timer interrupt or reset of CPU in accordance with the bit WDTRSON.

The input clock source of Watch Dog Timer is the BIT overflow. The interval of watchdog timer interrupt is decided by BIT overflow period and WDTDR set value. The equation can be described as

$$\text{WDT Interrupt Interval} = (\text{BIT Interrupt Interval}) \times (\text{WDTDR Value} + 1)$$

11.3.2 WDT Interrupt Timing Waveform




Figure 11.3 Watch Dog Timer Interrupt Timing Waveform

11.3.3 Block Diagram




Figure 11.4 Watch Dog Timer Block Diagram

11.3.4 Register Map

Table 11-3 Watch Dog Timer Register Map

Name	Address	Dir	Default	Description
WDTCNT	8EH	R	00H	Watch Dog Timer Counter Register
WDTDR	8EH	W	FFH	Watch Dog Timer Data Register
WDTCR	8DH	R/W	00H	Watch Dog Timer Control Register

11.3.5 Watch Dog Timer Register Description

The watch dog timer register consists of watch dog timer counter register (WDTCNT), watch dog timer data register (WDTDR) and watch dog timer control register (WDTCR).

11.3.6 Register Description for Watch Dog Timer

WDTCNT (Watch Dog Timer Counter Register: Read Case) : 8EH

7	6	5	4	3	2	1	0
WDTCNT7	WDTCNT6	WDTCNT5	WDTCNT4	WDTCNT3	WDTCNT2	WDTCNT1	WDTCNT0
R	R	R	R	R	R	R	R

Initial value : 00H

WDTCNT[7:0] WDT Counter

WDTDR (Watch Dog Timer Data Register: Write Case) : 8EH

7	6	5	4	3	2	1	0
WDTDR7	WDTDR6	WDTDR5	WDTDR4	WDTDR3	WDTDR2	WDTDR1	WDTDR0
W	W	W	W	W	W	W	W

Initial value : FFH

WDTDR[7:0] Set a period

WDT Interrupt Interval=(BIT Interrupt Interval) x(WDTDR Value+1)

Note) Do not write "0" in the WDTDR register.

WDTCR (Watch Dog Timer Control Register) : 8DH

7	6	5	4	3	2	1	0
WDTEN	WDTRSON	WDTCL	-	-	-	-	WDTIFR
R/W	R/W	R/W	-	-	-	-	R/W

Initial value : 00H

WDTEN Control WDT Operation

0 Disable

1 Enable

WDTRSON Control WDT RESET Operation

0 Free Running 8-bit timer

1 Watch Dog Timer RESET ON

WDTCL Clear WDT Counter

0 Free Run

1 Clear WDT Counter (auto clear after 1 Cycle)

WDTIFR When WDT Interrupt occurs, this bit becomes '1'. For clearing bit, write '0' to this bit or auto clear by INT_ACK signal.

0 WDT Interrupt no generation

1 WDT Interrupt generation

11.4 Watch Timer

11.4.1 Overview

The watch timer has the function for RTC (Real Time Clock) operation. It is generally used for RTC design. The internal structure of the watch timer consists of the clock source select circuit, timer counter circuit, output select circuit, and watch timer control register. To operate the watch timer, determine the input clock source, output interval, and set WTEN to '1' in watch timer control register (WTCR). It is able to execute simultaneously or individually. To stop or reset WT, clear the WTEN bit in WTCR register. Even if CPU is STOP mode, sub clock is able to be so alive that WT can continue the operation. The watch timer counter circuits may be composed of 21-bit counter which contains low 14-bit with binary counter and high 7-bit counter in order to raise resolution. In WTDR, it can control WT clear and set interval value at write time, and it can read 7-bit WT counter value at read time.

The watch timer supplies the clock frequency for the LCD driver (f_{LCD}). Therefore, if the watch timer is disabled, the LCD driver controller does not operate.

11.4.2 Block Diagram




Figure 11.5 Watch Timer Block Diagram

11.4.3 Register Map

Table 11-4 Watch Timer Register Map

Name	Address	Dir	Default	Description
WTCNT	89H	R	00H	Watch Timer Counter Register
WTDR	89H	W	7FH	Watch Timer Data Register
WTCR	96H	R/W	00H	Watch Timer Control Register

11.4.4 Watch Timer Register Description

The watch timer register consists of watch timer counter register (WTCNT), watch timer data register (WTDR), and watch timer control register (WTCR). As WTCR is 6-bit writable/readable register, WTCR can control the clock source (WTCK[1:0]), interrupt interval (WTIN[1:0]), and function enable/disable (WTEN). Also there is WT interrupt flag bit (WTIFR).

11.4.5 Register Description for Watch Timer

WTCNT (Watch Timer Counter Register: Read Case) : 89H

7	6	5	4	3	2	1	0
-	WTCNT6	WTCNT5	WTCNT4	WTCNT3	WTCNT2	WTCNT1	WTCNT0
-	R	R	R	R	R	R	R

Initial value : 00H

WTCNT[6:0] WT Counter

WTDR (Watch Timer Data Register: Write Case) : 89H

7	6	5	4	3	2	1	0
WTCL	WTDR6	WTDR5	WTDR4	WTDR3	WTDR2	WTDR1	WTDR0
RW	W	W	W	W	W	W	W

Initial value : 7FH

WTCL Clear WT Counter
0 Free Run
1 Clear WT Counter (auto clear after 1 Cycle)

WTDR[6:0] Set WT period
WT Interrupt Interval=fwck/(2^14 x(7bit WTDR Value+1))
Note) Do not write "0" in the WTDR register.

WTCR (Watch Timer Control Register) : 96H

7	6	5	4	3	2	1	0
WTEN	-	-	WTIFR	WTIN1	WTIN0	WTCK1	WTCK0
R/W	-	-	R/W	R/W	R/W	R/W	R/W

Initial value : 00H

WTEN	Control Watch Timer		
	0 Disable		
	1 Enable		
WTIFR	When WT Interrupt occurs, this bit becomes '1'. For clearing bit, write '0' to this bit or auto clear by INT_ACK signal.		
	0 WT Interrupt no generation		
	1 WT Interrupt generation		
WTIN[1:0]	Determine interrupt interval		
	WTIN1	WTIN0	Description
	0	0	$f_{wck}/2^7$
	0	1	$f_{wck}/2^{13}$
	1	0	$f_{wck}/2^{14}$
	1	1	$f_{wck}/(2^{14} \times (7\text{bit WTDR Value}+1))$
WTCK[1:0]	Determine Source Clock		
	WTCK1	WTCK0	Description
	0	0	f_{SUB}
	0	1	$f_x/256$
	1	0	$f_x/128$
	1	1	$f_x/64$

NOTE) f_x – System clock frequency (Where $f_x = 4.19\text{MHz}$) f_{SUB} – Sub clock oscillator frequency (32.768kHz) f_{wck} – Selected Watch timer clock f_{LCD} – LCD frequency (Where $f_x = 4.19\text{MHz}$, $WTCK[1:0] = '10'$; $f_{LCD} = 1024\text{Hz}$)

11.5 Timer 0

11.5.1 Overview

The 8-bit timer 0 consists of multiplexer, timer 0 counter register, timer 0 data register, timer 0 capture data register and timer 0 control register (T0CNT, T0DR, T0CDR, T0CR).

It has three operating modes:

- 8-bit timer/counter mode
- 8-bit PWM output mode
- 8-bit capture mode

The timer/counter 0 can be clocked by an internal or an external clock source (EC0). The clock source is selected by clock selection logic which is controlled by the clock selection bits(T0CK[2:0]).

- TIMER0 clock source: $f_x/2$, 4, 8, 32, 128, 512, 2048 and EC0

In the capture mode, by EINT10, the data is captured into input capture data register (T0CDR). In timer/counter mode, whenever counter value is equal to T0DR, T0O port toggles. Also the timer 0 outputs PWM wave form through PWM0O port in the PWM mode.

Table 11-5 Timer 0 Operating Modes

TOEN	PFSR92	T0MS[1:0]	T0CK[2:0]	Timer 0
1	1	00	XXX	8 Bit Timer/Counter Mode
1	1	01	XXX	8 Bit PWM Mode
1	0	1X	XXX	8 Bit Capture Mode

11.5.2 8-Bit Timer/Counter Mode

The 8-bit timer/counter mode is selected by control register as shown in Figure 11.6.

The 8-bit timer have counter and data register. The counter register is increased by internal or external clock input. Timer 0 can use the input clock with one of 2, 4, 8, 32, 128, 512 and 2048 prescaler division rates (T0CK[2:0]). When the value of T0CNT and T0DR is identical in timer 0, a match signal is generated and the interrupt of Timer 0 occurs. T0CNT value is automatically cleared by match signal. It can be also cleared by software (T0CC).

The external clock (EC0) counts up the timer at the rising edge. If the EC0 is selected as a clock source by T0CK[2:0], EC0 port should be set to the input port by P92IO bit.




Figure 11.6 8-Bit Timer/Counter Mode for Timer 0




Figure 11.7 8-Bit Timer/Counter 0 Example

11.5.3 8-Bit PWM Mode

The timer 0 has a high speed PWM (Pulse Width Modulation) function. In PWM mode, T0O/PWM0O pin outputs up to 8-bit resolution PWM output. This pin should be configured as a PWM output by setting P9FSR[2] to '1'. In the 8-bit timer/counter mode, a match signal is generated when the counter value is identical to the value of T0DR. When the value of T0CNT and T0DR is identical in timer 0, a match signal is generated and the interrupt of timer 0 occurs. In PWM mode, the match signal does not clear the counter. Instead, it runs continuously, overflowing at "FFH", and then continues incrementing from "00H". The timer 0 overflow interrupt is generated whenever a counter overflow occurs. T0CNT value is cleared by software (T0CC) bit.




Figure 11.8 8-Bit PWM Mode for Timer 0




Figure 11.9 PWM Output Waveforms in PWM Mode for Timer 0

11.5.4 8-Bit Capture Mode

The timer 0 capture mode is set by T0MS[1:0] as '1x'. The clock source can use the internal/external clock. Basically, it has the same function as the 8-bit timer/counter mode and the interrupt occurs when T0CNT is equal to T0DR. T0CNT value is automatically cleared by match signal and it can be also cleared by software (T0CC).

This timer interrupt in capture mode is very useful when the pulse width of captured signal is wider than the maximum period of timer.

The capture result is loaded into T0CDR.

According to EIPOL0 register setting, the external interrupt EINT10 function is chosen. Of course, the EINT10 pin must be set to an input port.

T0CDR and T0DR are in the same address. In the capture mode, reading operation reads T0CDR, not T0DR and writing operation will update T0DR.




Figure 11.10 8-Bit Capture Mode for Timer 0




Figure 11.11 Input Capture Mode Operation for Timer 0




Figure 11.12 Express Timer Overflow in Capture Mode

11.5.5 Block Diagram




Figure 11.13 8-Bit Timer 0 Block Diagram

11.5.6 Register Map

Table 11-6 Timer 0 Register Map

Name	Address	Dir	Default	Description
T0CNT	B3H	R	00H	Timer 0 Counter Register
T0DR	B4H	R/W	FFH	Timer 0 Data Register
T0CDR	B4H	R	00H	Timer 0 Capture Data Register
T0CR	B2H	R/W	00H	Timer 0 Control Register

11.5.6.1 Timer/Counter 0 Register Description

The timer/counter 0 register consists of timer 0 counter register (T0CNT), timer 0 data register (T0DR), timer 0 capture data register (T0CDR), and timer 0 control register (T0CR). The T0IFR and T0OVIFR bits are in the timer interrupt flag register (TIFR).

11.5.6.2 Register Description for Timer/Counter 0

T0CNT (Timer 0 Counter Register) : B3H

7	6	5	4	3	2	1	0
T0CNT7	T0CNT6	T0CNT5	T0CNT4	T0CNT3	T0CNT2	T0CNT1	T0CNT0
R	R	R	R	R	R	R	R

Initial value : 00H

T0CNT[7:0] T0 Counter

T0DR (Timer 0 Data Register: Write Case when Capture mode) : B4H

7	6	5	4	3	2	1	0
T0DR7	T0DR6	T0DR5	T0DR4	T0DR3	T0DR2	T0DR1	T0DR0
RW							

Initial value : FFH

T0DR[7:0] T0 Data

T0CDR (Timer 0 Capture Data Register: Read Case, Capture mode only) : B4H

7	6	5	4	3	2	1	0
T0CDR7	T0CDR6	T0CDR5	T0CDR4	T0CDR3	T0CDR2	T0CDR1	T0CDR0
R	R	R	R	R	R	R	R

Initial value : 00H

T0CDR[7:0] T0 Capture

T0CR (Timer 0 Control Register) : B2H

7	6	5	4	3	2	1	0
T0EN	-	T0MS1	T0MS0	T0CK2	T0CK1	T0CK0	T0CC
R/W	-	R/W	R/W	R/W	R/W	R/W	R/W
Initial value : 00H							

T0EN	Control Timer 0											
	0 Timer 0 disable											
	1 Timer 0 enable											
T0MS[1:0]	Control Timer 0 Operation Mode											
	T0MS1	T0MS0	Description									
	0	0	Timer/counter mode (T0O: toggle at match)									
	0	1	PWM mode (The overflow interrupt can occur)									
	1	x	Capture mode (The match interrupt can occur)									
T0CK[2:0]	Select Timer 0 clock source. fx is a system clock frequency											
	T0CK2	T0CK1	T0CK0	Description								
	0	0	0	fx/2								
	0	0	1	fx/4								
	0	1	0	fx/8								
	0	1	1	fx/32								
	1	0	0	fx/128								
	1	0	1	fx/512								
	1	1	0	fx/2048								
	1	1	1	External Clock (EC0)								
T0CC	Clear timer 0 Counter											
	0	No effect										
	1	Clear the Timer 0 counter (When write, automatically cleared "0" after being cleared counter)										

- Notes) 1. Match Interrupt is generated in Capture mode.
 2. Refer to the external interrupt flag 0 register (EIFLAG0) for the T0 overflow and interval interrupt flags.

11.6 Timer 1

11.6.1 Overview

The 8-bit timer 1 consists of multiplexer, timer 1 counter register, timer 1 data high/low register, and timer 1 control register (T1CNT, T1DRH, T1DRL, T1CR) . For carrier mode, it has the carrier control register (CARCR).

It has two operating modes:

- 8-bit timer/counter mode
- 8-bit carrier mode

The timer/counter 1 can be clocked by an internal clock source. The clock source is selected by clock selection logic which is controlled by the clock selection bits (T1CK[1:0]).

- TIMER1 clock source: fx/1, fx/2, fx/4, fx/8

In the carrier mode, Timer 1 can be used to generate the carrier frequency or a remote controller signal. Timer 1 can output the comparison result between T1CNT & T1DRH/L and carrier frequency through REM port. T1CNT value is cleared by hardware.

Table 11-7 Timer 1 Operating Modes

T1EN	PFSR03	CAR1	T1CK[1:0]	CMOD	Timer 1
1	1	0	XXX	0	8 Bit Timer/Counter
1	1	1	XXX	0	8 Bit Carrier (One-shot)
1	1	1	XXX	1	8 Bit Carrier (Repeat)

11.6.2 8-Bit Timer/Counter 1 Mode

The 8-bit timer/counter mode is selected by control register as shown in Figure 11.14.

The 8-bit timer have counter and data register. The counter register is increased by internal clock source.

Timer 1 can use the input clock with one of 1, 2, 4 and 8 prescaler division rates ($T1CK[1:0]$). When the value of $T1CNT$ and the $T1DRH$ is identical in Timer 1, a match signal is generated and the interrupt of Timer 1 occurs. The match signal generates a timer 1 interrupt and clear the counter. The timer 1 interval can be output through REM port.




Figure 11.14 8-Bit Timer/Counter Mode for Timer 1




Figure 11.15 8-Bit Timer/Counter 1 Example




Figure 11.16 8-Bit Timer/Counter 1 Counter Operation

11.6.3 8-Bit Timer 1 Carrier Frequency Mode.

The carrier frequency and the pulse of data are calculated by the formula in the following sheet .The Figure 11.17 shows the block diagram of Timer 1 for carrier frequency mode.





Figure 11.17 Carrier Mode for Timer 1

Note) When one of T1DRH and T1DRL values is “00H”, the carrier frequency generator (REM) output always becomes a “High” or “Low”. At that time, Timer 1 Interrupt Flag Bit (T1IFR) is not set.

11.6.4 Carrier Output Pulse Width Calculations



To generate the above repeated waveform consisted of low period time (t_{LOW}), and high period time (t_{HIGH}).

When REMO = 0,

$$t_{LOW} = (T1DRL + 1) \times 1/f_{T1}, \text{ where } f_{T1} = \text{The selected clock.}$$

$$t_{HIGH} = (T1DRH + 1) \times 1/f_{T1}, \text{ where } f_{T1} = \text{The selected clock.}$$

When REMO = 1,

$$t_{LOW} = (T1DRH + 1) \times 1/f_{T1}, \text{ where } f_{T1} = \text{The selected clock.}$$

$$t_{HIGH} = (T1DRL + 1) \times 1/f_{T1}, \text{ where } f_{T1} = \text{The selected clock.}$$

To make $t_{LOW} = 24$ us and $t_{HIGH} = 15$ us. $f_X = 4$ MHz, $f_{T1} = 4$ MHz/4 = 1 MHz

When REMO = 0,

$$t_{LOW} = 24 \text{ us} = (T1DRL + 1) / f_{T1} = (T1DRL + 1) \times 1\text{us}, T1DRL = 22.$$

$$t_{HIGH} = 15 \text{ us} = (T1DRH + 1) / f_{T1} = (T1DRH + 1) \times 1\text{us}, T1DRH = 13.$$

When REMO = 1,

$$t_{LOW} = 24 \text{ us} = (T1DRH + 1) / f_{T1} = (T1DRH + 1) \times 1\text{us}, T1DRH = 22.$$

$$t_{HIGH} = 15 \text{ us} = (T1DRL + 1) / f_{T1} = (T1DRL + 1) \times 1\text{us}, T1DRL = 13.$$




Figure 11.18 Carrier Output Waveforms in Repeat Mode for Timer 1

11.6.5 Block Diagram




Figure 11.19 8-Bit Timer 1 Block Diagram

11.6.6 Register Map

Table 11-8 Timer 1 Register Map

Name	Address	Dir	Default	Description
T1CNT	BBH	R	00H	Timer 1 Counter Register
T1DRH	BDH	R/W	FFH	Timer 1 Data High Register
T1DRL	BCH	R/W	FFH	Timer 1 Data Low Register
T1CR	BAH	R/W	00H	Timer 1 Control Register
CARCR	BEH	R/W	00H	Carrier Control Register

11.6.6.1 Timer/Counter 1 Register Description

The timer/counter 1 register consists of timer 1 counter register (T1CNT), timer 1 data high register (T1DRH), timer 1 data low register (T1DRL), timer 1 control register (T1CR) and carrier control register (CARCR).

11.6.6.2 Register description for Timer/Counter 1

T1CNT (Timer 1 Counter Register) : BBH

7	6	5	4	3	2	1	0
T1CNT7	T1CNT6	T1CNT5	T1CNT4	T1CNT3	T1CNT2	T1CNT1	T1CNT0
R	R	R	R	R	R	R	R

Initial value : 00H

T1CNT[7:0] T1 Counter

T1DRH (Timer 1 Data High Register) : BDH

7	6	5	4	3	2	1	0
T1DRH7	T1DRH6	T1DRH5	T1DRH4	T1DRH3	T1DRH2	T1DRH1	T1DRH0
RW							

Initial value : FFH

T1DRH[7:0] T1 Data High

T1DRL (Timer 1 Data Low Register: Carrier mode only) : BCH

7	6	5	4	3	2	1	0
T1DRL7	T1DRL6	T1DRL5	T1DRL4	T1DRL3	T1DRL2	T1DRL1	T1DRL0
RW							

Initial value : FFH

T1DRL[7:0] T1 Data Low

T1CR (Timer 1 Control Register) : BAH

7	6	5	4	3	2	1	0
T1EN	T1IFR-	-	CAR1	T1CK1	T1CK0	T1CN	T1ST
R/W	R/W	-	R/W	R/W	R/W	R/W	R/W

Initial value : 00H

T1EN	Control Timer 1		
	0 Timer 1 disable		
	1 Timer 1 enable		
T1IFR	When T1 Match Interrupt occurs, this bit becomes '1'. For clearing bit, write '0' to this bit or auto clear by INT_ACK signal.		
	0 T1 match interrupt no generation		
	1 T1 match interrupt generation		
CAR1	Control Timer 1 Operation mode		
	0 Timer/counter mode		
	1 Carrier mode		
T1CK[1:0]	Select Timer 1 clock source. fx is system clock frequency		
	T1CK1	T1CK0	Description
	0	0	fx/1
	0	1	fx/2
	1	0	fx/4
	1	1	fx/8
T1CN	Control Timer 1 Counter pause/continue		
	0 Temporary count stop		
	1 Continue count		
T1ST	Control Timer 1 start/stop		
	0 Counter stop		
	1 Clear counter and start		

CARCR (Carrier Control Register: Carrier mode only) : BEH

7	6	5	4	3	2	1	0
-	-	T1IT1	T1IT0	-	-	CMOD	REMO
-	-	R/W	R/W	-	-	R/W	R/W

Initial value : 00H

T1IT[1:0]	T1 Interrupt Time Select		
	T1IT1	T1IT0	Description
	0	0	Elapsed time for low data value
	0	1	Elapsed time for high data value
	1	0	Elapsed time for low and high data value
	1	1	Not available
CMOD	Carrier Frequency Mode Select		
	0 One-shot mode		
	1 Repeating mode		
REMO	REM Output Control		
	0 T1DRL→ Low width, T1DRH→ High width		
	1 T1DRL→ High width, T1DRH→ Low width		

11.7 Timer 2

11.7.1.1 Overview

The 16-bit timer 2 consists of multiplexer, timer 2 A data high/low register, timer 2 B data high/low register and timer 2 control high/low register (T2ADR_H, T2ADRL, T2BDR_H, T2BDRL, T2CR_H, T2CRL).

It has one operating modes:

- 16-bit timer/counter mode

The timer/counter 2 can be clocked by an internal. The clock source is selected by clock selection logic which is controlled by the clock selection bits(T2CK[2:0]).

- TIMER2 clock source: $f_x/1, 2, 4, 8, 64, 512,$ and 2048

In timer/counter mode, whenever counter value is equal to T2ADR_{H/L}, T2 match interrupt occurs.

Table 11-9 Timer 2 Operating Modes

T2EN	T2MS[1:0]	T2CK[2:0]	Timer 2
1	00	XXX	16 Bit Timer/Counter Mode

11.7.2 16-Bit Timer/Counter Mode

The 16-bit timer/counter mode is selected by control register as shown in Figure 11.20.

The 16-bit timer have counter and data register. The counter register is increased by internal clock. Timer 2 can use the input clock with one of 1, 2, 4, 8, 64, 512 and 2048 prescaler division rates (T2CK[2:0]). When the values of T2CNTH/T2CNTL and T2ADRH/T2ADRL are identical in timer 2, a match signal is generated and the interrupt of Timer 2 occurs. T2CNTH/T2CNTL values are automatically cleared by match signal. It can be also cleared by software (T2CC).




Figure 11.20 16-Bit Timer/Counter Mode for Timer 2




Figure 11.21 16-Bit Timer/Counter 2 Example

11.7.3 Block Diagram




Figure 11.22 16-Bit Timer 2 Block Diagram

11.7.4 Register Map

Table 11-10 Timer 2 Register Map

Name	Address	Dir	Default	Description
T2ADRH	C5H	R/W	FFH	Timer 2 A Data High Register
T2ADRL	C4H	R/W	FFH	Timer 2 A Data Low Register
T2BDRH	C7H	R/W	FFH	Timer 2 B Data High Register
T2BDRL	C6H	R/W	FFH	Timer 2 B Data Low Register
T2CRH	C3H	R/W	00H	Timer 2 Control High Register
T2CRL	C2H	R/W	00H	Timer 2 Control Low Register

11.7.4.1 Timer/Counter 2 Register Description

The timer/counter 2 register consists of timer 2 A data high register (T2ADRH), timer 2 A data low register (T2ADRL), timer 2 B data high register (T2BDRH), timer 2 B data low register (T2BDRL), timer 2 control High register (T2CRH) and timer 2 control low register (T2CRL).

11.7.4.2 Register Description for Timer/Counter 2

T2ADRH (Timer 2 A data High Register) : C5H

7	6	5	4	3	2	1	0
T2ADRH7	T2ADRH6	T2ADRH5	T2ADRH4	T2ADRH3	T2ADRH2	T2ADRH1	T2ADRHO
R/W							

Initial value : FFH

T2ADRH[7:0] T2 A Data High Byte

T2ADRL (Timer 2 A Data Low Register) : C4H

7	6	5	4	3	2	1	0
T2ADRL7	T2ADRL6	T2ADRL5	T2ADRL4	T2ADRL3	T2ADRL2	T2ADRL1	T2ADRL0
R/W							

Initial value : FFH

T2ADRL[7:0] T2 A Data Low Byte

T2BDRH (Timer 2 B Data High Register) : C7H

7	6	5	4	3	2	1	0
T2BDRH7	T2BDRH6	T2BDRH5	T2BDRH4	T2BDRH3	T2BDRH2	T2BDRH1	T2BDRH0
R/W							

Initial value : FFH

T2BDRH[7:0] T2 B Data High Byte

T2BDRL (Timer 2 B Data Low Register) : C6H

7	6	5	4	3	2	1	0
T2BDRL7	T2BDRL6	T2BDRL5	T2BDRL4	T2BDRL3	T2BDRL2	T2BDRL1	T2BDRL0
R/W							

Initial value : FFH

T2BDRL[7:0] T2 B Data Low

T2CRH (Timer 2 Control High Register) : C3H

7	6	5	4	3	2	1	0
T2EN	—	T2MS1	T2MS0	—	—	—	T2CC
RW	—	R/W	R/W	—	—	—	R/W

Initial value : 00H

T2EN	Control Timer 2							
	0 Timer 2 disable							
	1 Timer 2 enable (Counter clear and start)							
T2MS[1:0]	Control Timer 2 Operation Mode							
	T2MS1	T2MS0	Description					
	0	0	Timer/counter mode					
	0	1	Not available					
	1	0	Not available					
	1	1	Not available					
T2CC	Clear Timer 2 Counter							
	0 No effect							
	1 Clear the Timer 2 counter (When write, automatically cleared "0" after being cleared counter)							

T2CRL (Timer 2 Control Low Register) : C2H

7	6	5	4	3	2	1	0
T2CK2	T2CK1	T2CK0	T2IFR	-	T2POL	T2ECE	T2CNTR
R/W	R/W	R/W	R/W	-	R/W	R/W	R/W

Initial value : 00H

T2CK[2:0]	Select Timer 2 clock source. fx is main system clock frequency				
	T2CK2	T2CK1	T2CK0	Description	
	0	0	0	fx/2048	
	0	0	1	fx/512	
	0	1	0	fx/64	
	0	1	1	fx/8	
	1	0	0	fx/4	
	1	0	1	fx/2	
	1	1	0	fx/1	
	1	1	1	Not available	
T2IFR	When T2 Match Interrupt occurs, this bit becomes '1'. For clearing bit, write '0' to this bit or auto clear by INT_ACK signal.				
	0	T2 match interrupt no generation			
	1	T2 match interrupt generation			
T2POL	Not available (keep always '0b')				
T2ECE	Not available (keep always '0b')				
T2CNTR	Timer 2 Counter Read Control				
	0	No effect			
	1	Load the counter value to the B data register (When write, automatically cleared "0" after being loaded)			

11.8 Timer 3

11.8.1.1 Overview

The 16-bit timer 3 consists of multiplexer, timer 3 A data high/low register, timer 3 B data high/low register and timer 3 control high/low register (T3ADRH, T3ADRL, T3BDRH, T3BDRL, T3CRH, T3CRL).

It has four operating modes:

- 16-bit timer/counter mode
- 16-bit capture mode

The timer/counter 3 can be divided clock of the system clock selected from prescaler output and T1M (timer 1 match signal). The clock source is selected by clock selection logic which is controlled by the clock selection bits (T3CK[2:0]).

- TIMER3 clock source: $f_x/1, 2, 4, 8, 64, 512, 2048$ and T1M

In the capture mode, by EINT13, the data is captured into input capture data register (T3BDRH/T3BDRL). In timer/counter mode, whenever counter value is equal to T3ADRH/L, T3 match interrupt occurs.

Table 11-11 Timer 3 Operating Modes

T3EN	T3MS[1:0]	T3CK[2:0]	Timer 3
1	00	XXX	16 Bit Timer/Counter Mode
1	01	XXX	16 Bit Capture Mode

11.8.2 16-Bit Timer/Counter Mode

The 16-bit timer/counter mode is selected by control register as shown in Figure 11.23.

The 16-bit timer have counter and data register. The counter register is increased by internal or timer 1 match clock input. Timer 3 can use the input clock with one of 1, 2, 4, 8, 64, 512, 2048 and T1M prescaler division rates (T3CK[2:0]). When the values of T3CNTH/T3CNTL and T3ADRH/T3ADRL are identical in timer 3, a match signal is generated and the interrupt of Timer 3 occurs. The T3CNTH/T3CNTL values are automatically cleared by match signal. It can be also cleared by software (T3CC).




Figure 11.23 16-Bit Timer/Counter Mode for Timer 3




Figure 11.24 16-Bit Timer/Counter 3 Example

11.8.3 16-Bit Capture Mode

The timer 3 capture mode is set by T3MS[1:0] as '01'. The clock source can use the internal clock. Basically, it has the same function as the 16-bit timer/counter mode and the interrupt occurs when T3CNTH/T3CNTL is equal to T3ADRH/T3ADRL. T3CNTH/T3CNTL values are automatically cleared by match signal and it can be also cleared by software (T3CC).

This timer interrupt in capture mode is very useful when the pulse width of captured signal is wider than the maximum period of timer.

The capture result is loaded into T3BDRH/T3BDRL. In the timer 3 capture mode.

According to EIPOL0 registers setting, the external interrupt EINT13 function is chosen. Of course, the EINT13 pin must be set to an input port.




Figure 11.25 16-Bit Capture Mode for Timer 3




Figure 11.26 Input Capture Mode Operation for Timer 3




Figure 11.27 Express Timer Overflow in Capture Mode

11.8.4 Block Diagram




Figure 11.28 16-Bit Timer 3 Block Diagram

11.8.5 Register Map

Table 11-12 Timer 3 Register Map

Name	Address	Dir	Default	Description
T3ADRH	CDH	R/W	FFH	Timer 3 A Data High Register
T3ADRL	CCH	R/W	FFH	Timer 3 A Data Low Register
T3BDRH	CFH	R/W	FFH	Timer 3 B Data High Register
T3BDRL	CEH	R/W	FFH	Timer 3 B Data Low Register
T3CRH	CBH	R/W	00H	Timer 3 Control High Register
T3CRL	CAH	R/W	00H	Timer 3 Control Low Register

11.8.5.1 Timer/Counter 3 Register Description

The timer/counter 3 register consists of timer 3 A data high register (T3ADR), timer 3 A data low register (T3ADRL), timer 3 B data high register (T3BDRH), timer 3 B data low register (T3BDRL), timer 3 control High register (T3CRH) and timer 3 control low register (T3CRL).

11.8.5.2 Register Description for Timer/Counter 3

T3ADRH (Timer 3 A data High Register) : CDH

7	6	5	4	3	2	1	0
T3ADRH7	T3ADRH6	T3ADRH5	T3ADRH4	T3ADRH3	T3ADRH2	T3ADRH1	T3ADRHO
R/W							

Initial value : FFH

T3ADRH[7:0] T3 A Data High Byte

T3ADRL (Timer 3 A Data Low Register) : CCH

7	6	5	4	3	2	1	0
T3ADRL7	T3ADRL6	T3ADRL5	T3ADRL4	T3ADRL3	T3ADRL2	T3ADRL1	T3ADRL0
R/W							

Initial value : FFH

T3ADRL[7:0] T3 A Data Low Byte

T3BDRH (Timer 3 B Data High Register) : CFH

7	6	5	4	3	2	1	0
T3BDRH7	T3BDRH6	T3BDRH5	T3BDRH4	T3BDRH3	T3BDRH2	T3BDRH1	T3BDRH0
R/W							

Initial value : FFH

T3BDRH[7:0] T3 B Data High Byte

T3BDRL (Timer 3 B Data Low Register) : CEH

7	6	5	4	3	2	1	0
T3BDRL7	T3BDRL6	T3BDRL5	T3BDRL4	T3BDRL3	T3BDRL2	T3BDRL1	T3BDRL0
R/W							

Initial value : FFH

T3BDRL[7:0] T3 B Data Low

T3CRH (Timer 3 Control High Register) : CBH

7	6	5	4	3	2	1	0
T3EN	—	T3MS1	T3MS0	—	—	—	T3CC
RW	—	R/W	R/W	—	—	—	R/W

Initial value : 00H

T3EN

Control Timer 3

0 Timer 3 disable

1 Timer 3 enable (Counter clear and start)

T3MS[1:0]

Control Timer 3 Operation Mode

T3MS1 T3MS0 Description

0 0 Timer/counter mode

0 1 Capture mode (The A match interrupt can occur)

1 0 Not available

1 1 Not available

T3CC

Clear Timer 3 Counter

0 No effect

1 Clear the Timer 3 counter (When write, automatically cleared "0" after being cleared counter)

T3CRL (Timer 3 Control Low Register) : CAH

7	6	5	4	3	2	1	0
T3CK2	T3CK1	T3CK0	T3IFR	-	T3POL	-	T3CNTR
R/W	R/W	R/W	R/W	-	R/W	-	R/W

Initial value : 00H

T3CK[2:0]	Select Timer 3 clock source. fx is main system clock frequency				
	T3CK2	T3CK1	T3CK0	Description	
	0	0	0	fx/2048	
	0	0	1	fx/512	
	0	1	0	fx/64	
	0	1	1	fx/8	
	1	0	0	fx/4	
	1	0	1	fx/2	
	1	1	0	fx/1	
	1	1	1	T1M	
T3IFR	When T3 Match Interrupt occurs, this bit becomes '1'. For clearing bit, write '0' to this bit or auto clear by INT_ACK signal.				
	0	T3 match interrupt no generation			
	1	T3 match interrupt generation			
T3POL	Not available (keep always '0b')				
T3CNTR	Timer 3 Counter Read Control				
	0	No effect			
	1	Load the counter value to the B data register (When write, automatically cleared "0" after being loaded)			

11.9 Buzzer Driver

11.9.1 Overview

The Buzzer consists of 8 bit counter, buzzer data register (BUZDR), and buzzer control register (BUZCR). The Square Wave (61.035Hz~125.0 kHz @8MHz) is outputted through P03/BUZO pin. The buzzer data register (BUZDR) controls the buzz frequency (look at the following expression). In buzzer control register (BUZCR), BUCK[1:0] selects source clock divided by prescaler.

$$f_{BUZ}(\text{Hz}) = \frac{\text{Oscillator Frequency}}{2 \times \text{PrescalerRatio} \times (\text{BUZDR} + 1)}$$

Table 11-13 Buzzer Frequency at 8 MHz

BUZDR[7:0]	Buzzer Frequency (kHz)			
	BUZCR[2:1]=00	BUZCR[2:1]=01	BUZCR[2:1]=10	BUZCR[2:1]=11
0000_0000	125kHz	62.5kHz	31.25kHz	15.625kHz
0000_0001	62.5kHz	31.25kHz	15.625kHz	7.812kHz
...
1111_1101	492.126Hz	246.063Hz	123.031Hz	61.515Hz
1111_1110	490.196Hz	245.098Hz	122.549Hz	61.274Hz
1111_1111	488.281Hz	244.141Hz	122.07Hz	61.035Hz

11.9.2 Block Diagram




Figure 11.29 Buzzer Driver Block Diagram

11.9.3 Register Map

Table 11-14 Buzzer Driver Register Map

Name	Address	Dir	Default	Description
BUZDR	8FH	R/W	FFH	Buzzer Data Register
BUZCR	97H	R/W	00H	Buzzer Control Register

11.9.4 Buzzer Driver Register Description

Buzzer driver consists of buzzer data register (BUZDR), buzzer control register (BUZCR).

11.9.5 Register Description for Buzzer Driver

BUZDR (Buzzer Data Register) : 8FH

7	6	5	4	3	2	1	0
BUZDR7	BUZDR6	BUZDR5	BUZDR4	BUZDR3	BUZDR2	BUZDR1	BUZDR0
RW							

Initial value : FFH

BUZDR[7:0] This bits control the Buzzer frequency
Its resolution is 00H ~ FFH

BUZCR (Buzzer Control Register) : 97H

7	6	5	4	3	2	1	0
-	-	-	-	-	BUCK1	BUCK0	BUZEN
-	-	-	-	-	RW	RW	RW

Initial value : 00H

BUCK[1:0] Buzzer Driver Source Clock Selection

BUCK1	BUCK0	Description
0	0	fx/32
0	1	fx/64
1	0	fx/128
1	1	fx/256

BUZEN Buzzer Driver Operation Control

0	Buzzer Driver disable
1	Buzzer Driver enable

Note) fx is the System clock oscillation frequency.

11.10 12-Bit A/D Converter

11.10.1 Overview

The analog-to-digital converter (A/D) allows conversion of an analog input signal to corresponding 12-bit digital value. The A/D module has eight analog inputs. The output of the multiplexer is the input into the converter which generates the result through successive approximation. The A/D module has four registers which are the A/D converter control high register (ADCCRH), A/D converter control low register (ADCCRL), A/D converter data high register (ADCDRH), and A/D converter data low register (ADCDRL). The channels to be converted are selected by setting ADSEL[3:0]. To execute A/D conversion, ADST bit should be set to '1'. The register ADCDRH and ADCDRL contains the results of the A/D conversion. When the conversion is completed, the result is loaded into the ADCDRH and ADCDRL, the A/D conversion status bit AFLAG is set to '1', and the A/D interrupt is set. During A/D conversion, AFLAG bit is read as '0'.

11.10.2 Conversion Timing

The A/D conversion process requires 4 steps (4 clock edges) to convert each bit and 10 clocks to set up A/D conversion. Therefore, total of 58 clocks are required to complete a 12-bit conversion: When $f_{xx}/4$ is selected for conversion clock with a 8MHz f_{xx} clock frequency, one clock cycle is $0.5 \mu s$. Each bit conversion requires 4 clocks, the conversion rate is calculated as follows:

$$4 \text{ clocks/bit} \times 12 \text{ bits} + \text{set-up time} = 58 \text{ clocks},$$

$$58 \text{ clock} \times 0.5 \mu s = 29.0 \mu s \text{ at } 2.0 \text{ MHz (8 MHz/4)}$$

Note) The A/D converter needs at least $20 \mu s$ for conversion time. So you must set the conversion time more than $20 \mu s$.

11.10.3 Block Diagram




Figure 11.30 12-bit ADC Block Diagram




Figure 11.31 A/D Analog Input Pin with Capacitor




Figure 11.32 A/D Power (AVDD) Pin with Capacitor

11.10.4 ADC Operation




Figure 11.33 ADC Operation for Align Bit




Figure 11.34 A/D Converter Operation Flow

11.10.5 Register Map

Table 11-15 ADC Register Map

Name	Address	Dir	Default	Description
ADCDRH	9FH	R	xxH	A/D Converter Data High Register
ADCDRL	9EH	R	xxH	A/D Converter Data Low Register
ADCCRH	9DH	R/W	00H	A/D Converter Control High Register
ADCCRL	9CH	R/W	00H	A/D Converter Control Low Register

11.10.6 ADC Register Description

The ADC register consists of A/D converter data high register (ADCDRH), A/D converter data low register (ADCDRL), A/D converter control high register (ADCCRH), and A/D converter control low register (ADCCRL).

11.10.7 Register Description for ADC

ADCDRH (A/D Converter Data High Register) : 9FH

7	6	5	4	3	2	1	0
ADDM11	ADDM10	ADDM9	ADDM8	ADDM7 ADDL11	ADDM6 ADDL10	ADDM5 ADDL9	ADDM4 ADDL8
R	R	R	R	R	R	R	R

Initial value : xxH

ADDM[11:4] MSB align, A/D Converter High Data (8-bit)

ADDL[11:8] LSB align, A/D Converter High Data (4-bit)

ADCDRL (A/D Converter Data Low Register) : 9EH

7	6	5	4	3	2	1	0
ADDM3	ADDM2	ADDM1	ADDM0	ADDL3	ADDL2	ADDL1	ADDL0
ADDL7	ADDL6	ADDL5	ADDL4	R-	R	R	R

Initial value : xxH

ADDM[3:0] MSB align, A/D Converter Low Data (4-bit)

ADDL[7:0] LSB align, A/D Converter Low Data (8-bit)

ADCCRH (A/D Converter High Register) : 9DH

7	6	5	4	3	2	1	0
ADCIFR	-	-	-	-	ALIGN	CKSEL1	CKSEL0
RW	-	-	-	-	RW	RW	RW

Initial value : 00H

ADCIFR When ADC interrupt occurs, this bit becomes '1'. For clearing bit, write '0' to this bit or auto clear by INT_ACK signal.

0 ADC Interrupt no generation

1 ADC Interrupt generation

ALIGN A/D Converter data align selection.

0 MSB align (ADCDRH[7:0], ADCDRL[7:4])

1 LSB align (ADCDRH[3:0], ADCDRL[7:0])

CKSEL[1:0] A/D Converter Clock selection

CKSEL1 CKSEL0 Description

0 0 fx/1

0 1 fx/2

1 0 fx/4

1 1 fx/8

ADCCRL (A/D Converter Counter Low Register) : 9CH

7	6	5	4	3	2	1	0
STBY	ADST	REFSEL	AFLAG	ADSEL3	ADSEL2	ADSEL1	ADSEL0
R/W	R/W	R/W	R	R/W	R/W	R/W	R/W

Initial value : 00H

STBY	Control Operation of A/D (The ADC module is automatically disabled at stop mode)			
	0	ADC module disable		
	1	ADC module enable		
ADST	Control A/D Conversion stop/start.			
	0	No effect		
	1	ADC Conversion Start and auto clear		
REFSEL	A/D Converter Reference Selection			
	0	Internal Reference (VDD)		
	1	External Reference (AVREF)		
AFLAG	A/D Converter Operation State (This bit is cleared to '0' when the STBY bit is set to '0' or when the CPU is at STOP mode)			
	0	During A/D Conversion		
	1	A/D Conversion finished		
ADSEL[3:0]	A/D Converter input selection			
ADSEL3	ADSEL2	ADSEL1	ADSEL0	Description
0	0	0	0	AN0
0	0	0	1	AN1
0	0	1	0	AN2
0	0	1	1	AN3
0	1	0	0	AN4
0	1	0	1	AN5
0	1	1	0	AN6
0	1	1	1	AN7
1	1	1	1	VDD18
	Other values			
	Reserved			

11.11 UART

11.11.1 Overview

The universal asynchronous serial receiver and transmitter (UART) is a highly flexible serial communication device. The main features are listed below.

- Full Duplex Operation (Independent Serial Receive and Transmit Registers)
- Baud Rate Generator
- Supports Serial Frames with 5, 6, 7, 8, or 9 Data Bits and 1 or 2 Stop Bits
- Odd or Even Parity Generation and Parity Check Supported by Hardware
- Data OverRun Detection
- Framing Error Detection
- Three Separate Interrupts on TX Complete, TX Data Register Empty and RX Complete

UART has baud rate generator, transmitter and receiver. The baud rate generator for asynchronous operation. The Transmitter consists of a single write buffer, a serial shift register, parity generator and control logic for handling different serial frame formats. The write buffer allows continuous transfer of data without any delay between frames. The receiver is the most complex part of the UART module due to its clock and data recovery units. The recovery unit is used for asynchronous data reception. In addition to the recovery unit, the receiver includes a parity checker, a shift register, a two-level receive FIFO (UARTDR) and control logic. The receiver supports the same frame formats as the transmitter and can detect frame error, data overrun and parity errors.

11.11.2 Block Diagram




Figure 11.35 UART Block Diagram

11.11.3 Clock Generation




Figure 11.36 Clock Generation Block Diagram

The clock generation logic generates the base clock for the transmitter and receiver.

Following table shows equations for calculating the baud rate (in bps).

Table 11-16 Equations for Calculating Baud Rate Register Setting

Operating Mode	Equation for Calculating Baud Rate
Normal Mode(U2X=0)	Baud Rate = $\frac{fx}{16(UARTBD + 1)}$
Double Speed Mode(U2X=1)	Baud Rate = $\frac{fx}{8(UARTBD + 1)}$

11.11.4 Data format

A serial frame is defined to be one character of data bits with synchronization bits (start and stop bits), and optionally a parity bit for error detection.

The UART supports all 30 combinations of the following as valid frame formats.

- 1 start bit
- 5, 6, 7, 8 or 9 data bits
- no, even or odd parity bit
- 1 or 2 stop bits

A frame starts with the start bit followed by the least significant data bit (LSB). Then the next data bits, up to nine, are succeeding, ending with the most significant bit (MSB). If parity function is enabled, the parity bit is inserted between the last data bit and the stop bit. A high-to-low transition on data pin is considered as start bit. When a complete frame is transmitted, it can be directly followed by a new frame, or the communication line can be set to an idle state. The idle means high state of data pin. The following figure shows the possible combinations of the frame formats. Bits inside brackets are optional.




Figure 11.37 Frame Format

1 data frame consists of the following bits

- Idle No communication on communication line (TxR/RxD)
- St Start bit (Low)
- Dn Data bits (0~8)
- Parity bit ----- Even parity, Odd parity, No parity
- Stop bit(s) ----- 1 bit or 2 bits

The frame format used by the UART is set by the USIZE[2:0], UPM[1:0] and USBS bits in UARTCR1 and UARTCR3 register. The Transmitter and Receiver use the same setting.

11.11.5 Parity bit

The parity bit is calculated by doing an exclusive-OR of all the data bits. If odd parity is used, the result of the exclusive-or is inverted. The parity bit is located between the MSB and first stop bit of a serial frame.

$$P_{\text{even}} = D_{n-1} \wedge \dots \wedge D_3 \wedge D_2 \wedge D_1 \wedge D_0 \wedge 0$$

$$P_{\text{odd}} = D_{n-1} \wedge \dots \wedge D_3 \wedge D_2 \wedge D_1 \wedge D_0 \wedge 1$$

P_{even} : Parity bit using even parity

P_{odd} : Parity bit using odd parity

D_n : Data bit n of the character

11.11.6 UART Transmitter

The UART transmitter is enabled by setting the TXE bit in UARTCR2 register. When the Transmitter is enabled, the TXD pin should be set to TXD function for the serial output pin of UART by the PFSR33. The baud-rate, operation mode and frame format must be setup once before doing any transmission.

11.11.6.1 Sending Tx data

A data transmission is initiated by loading the transmit buffer (UARTDR register I/O location) with the data to be transmitted. The data written in transmit buffer is moved to the shift register when the shift register is ready to send a new frame. The shift register is loaded with the new data if it is in idle state or immediately after the last stop bit of the previous frame is transmitted. When the shift register is loaded with new data, it will transfer one complete frame according to the settings of control registers. If the 9-bit characters are used, the ninth bit must be written to the TX8 bit in UARTCR3 register before it is loaded to the transmit buffer (UARTDR register).

11.11.6.2 Transmitter flag and interrupt

The UART transmitter has 2 flags which indicate its state. One is UART data register empty flag (UDRE) and the other is transmit complete flag (TxC). Both flags can be interrupt sources.

UDRE flag indicates whether the transmit buffer is ready to receive new data. This bit is set when the transmit buffer is empty and cleared when the transmit buffer contains data to be transmitted but has not yet been moved into the shift register. And also this flag can be cleared by writing '0' to this bit position. Writing '1' to this bit position is prevented.

When the data register empty interrupt enable (UDRIE) bit in UARTCR2 register is set and the global interrupt is enabled, UART data register empty interrupt is generated while UDRE flag is set.

The transmit complete (TxC) flag bit is set when the entire frame in the transmit shift register has been shifted out and there is no more data in the transmit buffer. The TxC flag is automatically cleared when the transmit complete interrupt service routine is executed, or it can be cleared by writing '0' to TxC bit in UARTST register.

When the transmit complete interrupt enable (TxCIE) bit in UARTCR2 register is set and the global interrupt is enabled, UART transmit complete interrupt is generated while TxC flag is set.

11.11.6.3 Parity Generator

The parity generator calculates the parity bit for the serial frame data to be sent. When parity bit is enabled (UPM[1]=1), the transmitter control logic inserts the parity bit between the MSB and the first stop bit of the frame to be sent.

11.11.6.4 Disabling Transmitter

Disabling the transmitter by clearing the TXE bit will not become effective until ongoing transmission is completed. When the Transmitter is disabled, the TXD pin can be used as a normal general purpose I/O (GPIO).

11.11.7 UART Receiver

The UART receiver is enabled by setting the RXE bit in the UARTCR2 register. When the receiver is enabled, the RXD pin should be set to the input port for the serial input pin of UART by P34IO bit. The baud-rate, mode of operation and frame format must be set before serial reception.

11.11.7.1 Receiving Rx data

The receiver starts data reception when it detects a valid start bit (LOW) on RXD pin. Each bit after start bit is sampled at pre-defined baud-rate (asynchronous) and shifted into the receive shift register until the first stop bit of a frame is received. Even if there's 2nd stop bit in the frame, the 2nd stop bit is ignored by the receiver. That is, receiving the first stop bit means that a complete serial frame is present in the receiver shift register and contents of the shift register are to be moved into the receive buffer. The receive buffer is read by reading the UARTDR register.

If 9-bit characters are used (USIZE[2:0] = "111"), the ninth bit is stored in the RX8 bit position in the UARTCR3 register. The 9th bit must be read from the RX8 bit before reading the low 8 bits from the UARTDR register. Likewise, the error flags FE, DOR, PE must be read before reading the data from UARTDR register. It's because the error flags are stored in the same FIFO position of the receive buffer.

11.11.7.2 Receiver Flag and Interrupt

The UART receiver has one flag that indicates the receiver state.

The receive complete (RXC) flag indicates whether there are unread data in the receive buffer. This flag is set when there are unread data in the receive buffer and cleared when the receive buffer is empty. If the receiver is disabled (RXE=0), the receiver buffer is flushed and the RXC flag is cleared.

When the receive complete interrupt enable (RXCIE) bit in the UARTCR2 register is set and global interrupt is enabled, the UART receiver complete interrupt is generated while RXC flag is set.

The UART receiver has three error flags which are frame error (FE), data overrun (DOR) and parity error (PE). These error flags can be read from the UARTST register. As received data are stored in the 2-level receive buffer, these error flags are also stored in the same position of receive buffer. So, before reading received data from UARTDR register, read the UARTST register first which contains error flags.

The frame error (FE) flag indicates the state of the first stop bit. The FE flag is '0' when the stop bit was correctly detected as '1', and the FE flag is '1' when the stop bit was incorrect, i.e. detected as '0'. This flag can be used for detecting out-of-sync conditions between data frames.

The data overrun (DOR) flag indicates data loss due to a receive buffer full condition. DOR occurs when the receive buffer is full, and another new data is present in the receive shift register which are to be stored into the receive buffer. After the DOR flag is set, all the incoming data are lost. To prevent data loss or clear this flag, read the receive buffer.

The parity error (PE) flag indicates that the frame in the receive buffer had a parity error when received. If parity check function is not enabled (UPM[1]=0), the PE bit is always read '0'.

11.11.7.3 Parity Checker

If parity bit is enabled (UPM[1]=1), the Parity Checker calculates the parity of the data bits in incoming frame and compares the result with the parity bit from the received serial frame.

11.11.7.4 Disabling Receiver

In contrast to transmitter, disabling the Receiver by clearing RXE bit makes the Receiver inactive immediately. When the receiver is disabled, the receiver flushes the receive buffer, the remaining data in the buffer is all reset, and the RXD pin can be used as a normal general purpose I/O (GPIO).

11.11.7.5 Asynchronous Data Reception

To receive asynchronous data frame, the UART includes a clock and data recovery unit. The clock recovery logic is used for synchronizing the internally generated baud-rate clock to the incoming asynchronous serial frame on the RXD pin.

The data recovery logic samples and low pass filters the incoming bits, and this removes the noise of RXD pin.

The next figure illustrates the sampling process of the start bit of an incoming frame. The sampling rate is 16 times the baud-rate for normal mode ($U2X=0$) and 8 times the baud-rate for double speed mode ($U2X=1$). The horizontal arrows show the synchronization variation due to the asynchronous sampling process. Note that larger time variation is shown when using the double speed mode.




Figure 11.38 Start Bit Sampling

When the receiver is enabled ($RXE=1$), the clock recovery logic tries to find a high-to-low transition on the RXD line, the start bit condition. After detecting high to low transition on RXD line, the clock recovery logic uses samples 8, 9, and 10 for normal mode, and samples 4, 5, and 6 for double speed mode to decide if a valid start bit is received. If more than 2 samples have logical low level, it is considered that a valid start bit is detected and the internally generated clock is synchronized to the incoming data frame. And the data recovery can begin. The synchronization process is repeated for each start bit.

As described above, when the receiver clock is synchronized to the start bit, the data recovery can begin. Data recovery process is almost similar to the clock recovery process. The data recovery logic samples 16 times for each incoming bits for normal mode and 8 times for double speed mode. And uses sample 8, 9, and 10 to decide data value for normal mode, and samples 4, 5, and 6 for double speed mode. If more than 2 samples have low levels, the received bit is considered to a logic '0' and if more than 2 samples have high levels, the received bit is considered to a logic '1'. The data recovery process is then repeated until a complete frame is received including the first stop bit. The decided bit value is stored in the receive shift register in order. Note that the Receiver only uses the first stop bit of a frame. Internally, after receiving the first stop bit, the Receiver is in idle state and waiting to find start bit.




Figure 11.39 Sampling of Data and Parity Bit

The process for detecting stop bit is like clock and data recovery process. That is, if 2 or more samples of 3 center values have high level, correct stop bit is detected, else a frame error (FE) flag is set. After deciding whether the first stop bit is valid or not, the Receiver goes to idle state and monitors the RXD line to check a valid high to low transition is detected (start bit detection).




Figure 11.40 Stop Bit Sampling and Next Start Bit Sampling

11.11.8 Register Map

Table 11-17 UART Register Map

Name	Address	Dir	Default	Description
UARTBD	F6H	R/W	FFH	UART Baud Rate Generation Register
UARTDR	F7H	R/W	00H	UART Data Register
UARTCR1	F2H	R/W	00H	UART Control Register 1
UARTCR2	F3H	R/W	00H	UART Control Register 2
UARTCR3	F4H	R/W	00H	UART Control Register 3
UARTST	F5H	R/W	80H	UART Status Register

11.11.9 UART Register Description

UART module consists of UART baud rate generation register (UARTBD), UART data register (UARTDR), UART control register 1 (UARTCR1), UART control register 2 (UARTCR2), UART control register 3 (UARTCR3), and UART status register (UARTST).

11.11.10 Register Description for UART

UARTBD (UART Baud Rate Generation Register) : F6H

7	6	5	4	3	2	1	0
UARTBD7	UARTBD6	UARTBD5	UARTBD4	UARTBD3	UARTBD2	UARTBD1	UARTBD0
R/W							

Initial value : FFH

UARTBD [7:0] The value in this register is used to generate internal baud rate. To prevent malfunction, do not write '0'.

UARTDR (UART Data Register) : F7H

7	6	5	4	3	2	1	0
UARTDR7	UARTDR6	UARTDR5	UARTDR4	UARTDR3	UARTDR2	UARTDR1	UARTDR0
RW							

Initial value : 00H

UARTDR [7:0] The UART Transmit Buffer and Receive Buffer share the same I/O address with this DATA register. The Transmit Data Buffer is the destination for data written to the UARTDR register. Reading the UARTDR register returns the contents of the Receive Buffer.
Write this register only when the UDRE flag is set.

UARTCR1 (UART Control Register 1) : F2H

7	6	5	4	3	2	1	0
-	-	UPM1	UPM0	USIZE2	USIZE1	USIZE0	-
-	-	RW	RW	RW	RW	RW	-

Initial value : 00H

UPM[1:0] Selects Parity Generation and Check methods
 UPM1 UPM0 Parity
 0 0 No Parity
 0 1 Reserved
 1 0 Even Parity
 1 1 Odd Parity

USIZE[2:0] Selects the Length of Data Bits in Frame
 USIZE2 USIZE1 USIZE0 Data Length
 0 0 0 5 bit
 0 0 1 6 bit
 0 1 0 7 bit
 0 1 1 8 bit
 1 1 1 9 bit
 Other values Reserved

UARTCR2 (UART Control Register 2) : F3H

7	6	5	4	3	2	1	0
UDRIE	TXCIE	RXCIE	WAKEIE	TXE	RXE	UARTEN	U2X
RW	RW	RW	RW	RW	RW	RW	RW

Initial value : 00H

UDRIE	Interrupt enable bit for UART Data Register Empty 0 Interrupt from UDRE is inhibited (use polling) 1 When UDRE is set, request an interrupt
TXCIE	Interrupt enable bit for Transmit Complete 0 Interrupt from TXC is inhibited (use polling) 1 When TXC is set, request an interrupt
RXCIE	Interrupt enable bit for Receive Complete 0 Interrupt from RXC is inhibited (use polling) 1 When RXC is set, request an interrupt
WAKEIE	Interrupt enable bit for Wake in STOP mode. When device is in stop mode, if RXD goes to LOW level, an interrupt can be requested to wake-up system. At that time the UDRIE bit and UARTST register value should be set to '0b' and "00H", respectively. 0 Interrupt from Wake is inhibited 1 When WAKE is set, request an interrupt
TXE	Enables the transmitter unit 0 Transmitter is disabled 1 Transmitter is enabled
RXE	Enables the receiver unit 0 Receiver is disabled 1 Receiver is enabled
UARTEN	Activate UART module by supplying clock. When one of TXE and RXE values is "1", the UARTEN bit always set to "1". 0 USART is disabled (clock is halted) 1 USART is enabled
U2X	This bit selects receiver sampling rate. 0 Normal operation 1 Double Speed operation

UARTCR3 (UART Control Register 3) : F4H

7	6	5	4	3	2	1	0
-	LOOPS	-	-	-	USBS	TX8	RX8
-	RW	-	-	-	RW	RW	R

Initial value : 00H

- LOOPS** Controls the Loop Back Mode of UART, for test mode
 0 Normal operation
 1 Loop Back mode
- USBS** Selects the length of stop bit.
 0 1 Stop Bit
 1 2 Stop Bit
- TX8** The ninth bit of data frame in UART. Write this bit first before loading the UARTDR register
 0 MSB (9th bit) to be transmitted is '0'
 1 MSB (9th bit) to be transmitted is '1'
- RX8** The ninth bit of data frame in UART. Read this bit first before reading the receive buffer
 0 MSB (9th bit) received is '0'
 1 MSB (9th bit) received is '1'

UARTST (UART Status Register) : F5H

7	6	5	4	3	2	1	0
UDRE	TXC	RXC	WAKE	SOFTRST	DOR	FE	PE
RW	RW	R	RW	RW	R	RW	RW

Initial value : 80H

UDRE	The UDRE flag indicates if the transmit buffer (UARTDR) is ready to receive new data. If UDRE is '1', the buffer is empty and ready to be written. This flag can generate a UDRE interrupt. 0 Transmit buffer is not empty. 1 Transmit buffer is empty.
TXC	This flag is set when the entire frame in the transmit shift register has been shifted out and there is no new data currently present in the transmit buffer. This flag is automatically cleared when the interrupt service routine of a TXC interrupt is executed. This flag can generate a TXC interrupt. This bit is automatically cleared. 0 Transmission is ongoing. 1 Transmit buffer is empty and the data in transmit shift register are shifted out completely.
RXC	This flag is set when there are unread data in the receive buffer and cleared when all the data in the receive buffer are read. The RXC flag can be used to generate a RXC interrupt. 0 There is no data unread in the receive buffer 1 There are more than 1 data in the receive buffer
WAKE	This flag is set when the RXD pin is detected low while the CPU is in stop mode. This flag can be used to generate a WAKE interrupt. This bit should be cleared by program software. 0 No WAKE interrupt is generated. 1 WAKE interrupt is generated
SOFTRST	This is an internal reset and only has effect on UART. Writing '1' to this bit initializes the internal logic of UART and this bit is automatically cleared. 0 No operation 1 Reset UART
DOR	This bit is set if a Data OverRun occurs. While this bit is set, the incoming data frame is ignored. This flag is valid until the receive buffer is read. 0 No Data OverRun 1 Data OverRun detected
FE	This bit is set if the first stop bit of next character in the receive buffer is detected as '0'. This bit is valid until the receive buffer is read. 0 No Frame Error 1 Frame Error detected
PE	This bit is set if the next character in the receive buffer has a Parity Error to be received while Parity Checking is enabled. This bit is valid until the receive buffer is read. 0 No Parity Error 1 Parity Error detected

11.11.11 Baud Rate setting (example)

Table 11-18 Examples of UARTBD Settings for Commonly Used Oscillator Frequencies

Baud Rate	fx=1.00MHz		fx=1.8432MHz		fx=2.00MHz	
	UARTBD	ERROR	UARTBD	ERROR	UARTBD	ERROR
2400	25	0.2%	47	0.0%	51	0.2%
4800	12	0.2%	23	0.0%	25	0.2%
9600	6	-7.0%	11	0.0%	12	0.2%
14.4k	3	8.5%	7	0.0%	8	-3.5%
19.2k	2	8.5%	5	0.0%	6	-7.0%
28.8k	1	8.5%	3	0.0%	3	8.5%
38.4k	1	-18.6%	2	0.0%	2	8.5%
57.6k	-	-	1	-25.0%	1	8.5%
76.8k	-	-	1	0.0%	1	-18.6%
115.2k	-	-	-	-	-	-
230.4k	-	-	-	-	-	-

(continued)

Baud Rate	fx=3.6864MHz		fx=4.00MHz		fx=7.3728MHz	
	UARTBD	ERROR	UARTBD	ERROR	UARTBD	ERROR
2400	95	0.0%	103	0.2%	191	0.0%
4800	47	0.0%	51	0.2%	95	0.0%
9600	23	0.0%	25	0.2%	47	0.0%
14.4k	15	0.0%	16	2.1%	31	0.0%
19.2k	11	0.0%	12	0.2%	23	0.0%
28.8k	7	0.0%	8	-3.5%	15	0.0%
38.4k	5	0.0%	6	-7.0%	11	0.0%
57.6k	3	0.0%	3	8.5%	7	0.0%
76.8k	2	0.0%	2	8.5%	5	0.0%
115.2k	1	0.0%	1	8.5%	3	0.0%
230.4k	-	-	-	-	1	0.0%
250k	-	-	-	-	1	-7.8%
0.5M	-	-	-	-	-	-

(continued)

Baud Rate	fx=8.00MHz		fx=11.0592MHz	
	UARTBD	ERROR	UARTBD	ERROR
2400	207	0.2%	-	-
4800	103	0.2%	143	0.0%
9600	51	0.2%	71	0.0%
14.4k	34	-0.8%	47	0.0%
19.2k	25	0.2%	35	0.0%
28.8k	16	2.1%	23	0.0%
38.4k	12	0.2%	17	0.0%
57.6k	8	-3.5%	11	0.0%
76.8k	6	-7.0%	8	0.0%
115.2k	3	8.5%	5	0.0%
230.4k	1	8.5%	2	0.0%
250k	1	0.0%	2	-7.8%
0.5M	-	-	-	-
1M	-	-	-	-

11.12 LCD Driver

11.12.1 Overview

The LCD driver is controlled by the LCD control register (LCDCRH/L) and LCD driver contrast control register (LCDCCR). The LCLK[1:0] determines the frequency of COM signal scanning of each segment output. A RESET clears the LCD control register LCDCRH, LCDCRL and LCDCCR values to logic '0'.

The LCD display can continue operating during IDLE and STOP modes if a sub-frequency clock is used as system clock source.

The clock and duty for LCD driver is automatically initialized by hardware, whenever LCDCRH register data value is rewritten. So, don't rewrite LCDCRH frequently.

11.12.2 LCD Display RAM Organization

Display data are stored to the display data area in the external data memory.

The display data which stored to the display external data area (address 0000H-0024H) are read automatically and sent to the LCD driver by the hardware. The LCD driver generates the segment signals and common signals in accordance with the display data and drive method. Therefore, display patterns can be changed by only overwriting the contents of the display external data area with a program.

Figure 11-41 shows the correspondence between the display external data area and the COM/SEG pins. The LCD is turned on lights when the display data is "1" and turned off when "0".

SEG36	0024H							
SEG35	0023H							
SEG34	0022H							
SEG33	0021H							
Reserved	0020H							
Reserved	001FH							
Reserved	001EH							
Reserved	001DH							
SEG7	0007H							
SEG6	0006H							
SEG5	0005H							
SEG4	0004H							
SEG3	0003H							
SEG2	0002H							
SEG1	0001H							
SEG0	0000H							
	bit0	bit1	bit2	bit3	bit4	bit5	bit6	bit7
	C	C	C	C	C	C	C	C
	O	O	O	O	O	O	O	O
	M	M	M	M	M	M	M	M
	0	1	2	3	4	5	6	7

Figure 11.41 LCD Circuit Block Diagram

11.12.3 LCD Signal Waveform




Figure 11.42 LCD Signal Waveforms (Static)




Figure 11.43 LCD Signal Waveforms (1/2Duty, 1/2Bias)




Figure 11.44 LCD Signal Waveforms (1/3Duty, 1/3Bias)




Figure 11.45 LCD Signal Waveforms (1/4Duty, 1/3Bias)




Figure 11.46 LCD Signal Waveforms (1/8Duty, 1/4Bias)

11.12.4 LCD Voltage Dividing Connection




Figure 11.47 Internal Resistor Bias Connection




Figure 11.48 External Resistor Bias Connection




Figure 11.49 Capacitor Bias Connection

11.12.5 Block Diagram




Figure 11.50 LCD Circuit Block Diagram

Note) The clock and duty for LCD driver is automatically initialized by hardware, whenever LCDCRL register data value is rewritten. So, don't rewrite LCDCRL frequently

11.12.6 Register Map

Table 11-19 LCD Register Map

Name	Address	Dir	Default	Description
LCDCRH	9AH	R/W	00H	LCD Driver Control High Register
LCDCRL	99H	R/W	00H	LCD Driver Control Low Register
LCDCCR	9BH	R/W	00H	LCD Driver Contrast Control Register

11.12.7 LCD Driver Register Description

LCD driver register has three control registers, LCD driver control high register (LCDCRH), LCD driver control low register (LCDCRL) and LCD driver contrast control register (LCDCCR).

11.12.8 Register Description for LCD Driver

LCDRH (LCD Driver Control High Register) : 9AH

7	6	5	4	3	2	1	0
-	-	-	-	LBRS	BTYPE1	BTYPE0	DISP
-	-	-	-	R/W	R/W	R/W	R/W

Initial value : 00H

LBRS	LCD Bias Resistor Select		
	0 Not select P-Tr resistor		
	1 Select P-Tr resistor 2R		
BTYPE[1:0]	LCD Duty and Bias Select (note)		
	BTYPE1	BTYPE0	Description
	0	0	Internal resistor bias
	0	1	External resistor bias
	1	0	Capacitor bias (Voltage booster)
	1	1	Not available
Notes)			
1. All the VLC0 – VLC3, CAPH, and CAPL pins must be used as bias functions (P4FSR.5-0 = "111111b") When the capacitor bias is selected for the LCD bias type.			
2. Refer to the P4FSR register for pin functions.			
DISP	LCD Display Control		
	0	Display off (The LCD block and voltage booster are off)	
	1	Normal display on (When the BTYPE[1:0] = "10b", the voltage booster is turn on)	

LCDCTRL (LCD Driver Control Low Register) : 99H

7	6	5	4	3	2	1	0
-	-	DBS3	DBS2	DBS1	DBS0	LCLK1	LCLK0
-	-	R/W	R/W	R/W	R/W	R/W	R/W

Initial value : 00H

DBS[3:0]	LCD Duty and Bias Select				Description
0	0	0	0	0	1/8Duty, 1/4Bias (60k ohm)
0	0	0	1	1	1/6Duty, 1/4Bias (60k ohm)
0	0	1	0	1	1/5Duty, 1/3Bias (60k ohm)
0	0	1	1	1	1/4Duty, 1/3Bias (60k ohm)
0	1	0	0	0	1/3Duty, 1/3Bias (60k ohm)
0	1	0	1	1	1/3Duty, 1/2Bias (60k ohm)
0	1	1	0	0	1/3Duty, 1/2Bias (120k ohm)
0	1	1	1	1	1/2Duty, 1/2Bias (60k ohm)
1	0	0	0	0	1/2Duty, 1/2Bias (120k ohm)
1	0	0	1	1	Static

Others Values: Not available

LCLK[1:0]	LCD Clock Select (When f _{WCK} (Watch timer clock)= 32.768 kHz)			Description
	LCLK1	LCLK0		Description
0	0	f _{LCD} = 128Hz		
0	1	f _{LCD} = 256Hz		
1	0	f _{LCD} = 512Hz		
1	1	f _{LCD} = 1024Hz		

Note) The LCD clock is generated by watch timer clock (fwck). So the watch timer should be enabled when the LCD display is turned on.

Table 11-20 LCD Frame Frequency

LCD Clock Frequency (f _{LCD})	LCD Frame Frequency (f _{FRAME})							Unit
	Static	1/2 Duty	1/3 Duty	1/4 Duty	1/5 Duty	1/6 Duty	1/8 Duty	
128	128	64	43	32	26	21	16	Hz
256	256	128	85	64	51	43	32	
512	512	256	171	128	102	85	64	
1024	1024	512	341	256	205	171	128	

The LCD frame frequency is calculated by the following formula:

$$\text{LCD Frame Frequency (f}_{\text{FRAME}}\text{)} = \text{f}_{\text{LCD}} \times \text{Duty}[\text{Hz}]$$

Ex) In case of 1/4 duty and f_{LCD} = 512Hz, f_{FRAME} = f_{LCD} × 1/4 = 512 × 1/4 = 128[Hz]

LCDCCR (LCD Driver Contrast Control Register) : 9BH

7	6	5	4	3	2	1	0
-	-	-	-	VLCD3	VLCD2	VLCD1	VLCD0
-	-	-	-	RW	RW	RW	RW

Initial value : 00H

VLCD[3:0] VLCD3 Voltage Control when the capacitor bias bias is selected

VLCD3 VLCD2 VLCD1 VLCD0 Description

				1/2, 1/3 Bias	1/4 Bias
0	0	0	0	VLC3 = 1.000V	VLC3 = 0.856V
0	0	0	1	VLC3 = 1.045V	VLC3 = 0.887V
0	0	1	0	VLC3 = 1.090V	VLC3 = 0.918V
0	0	1	1	VLC3 = 1.135V	VLC3 = 0.949V
0	1	0	0	VLC3 = 1.180V	VLC3 = 0.980V
0	1	0	1	VLC3 = 1.225V	VLC3 = 1.011V
0	1	1	0	VLC3 = 1.270V	VLC3 = 1.052V
0	1	1	1	VLC3 = 1.315V	VLC3 = 1.073V
1	0	0	0	VLC3 = 1.360V	VLC3 = 1.104V
1	0	0	1	VLC3 = 1.405V	VLC3 = 1.135V
1	0	1	0	VLC3 = 1.450V	VLC3 = 1.166V
1	0	1	1	VLC3 = 1.500V	VLC3 = 1.197V
1	1	0	0	VLC3 = 1.550V	VLC3 = 1.228V
1	1	0	1	VLC3 = 1.600V	VLC3 = 1.259V
1	1	1	0	VLC3 = 1.650V	VLC3 = 1.290V
1	1	1	1	VLC3 = 1.700V	VLC3 = 1.321V

Notes)

1. The VLCD0 voltage can be calculated by the below formulas.
 - $VLC0 = VLC3 \times 2$; 1/2 bias
 - $VLC0 = VLC3 \times 3$; 1/3 bias
 - $VLC0 = VLC3 \times 4$; 1/4 bias, static
2. When the 1/4 bias is selected, the VLCD[3:0] value should be between "0000b" and "1001b".
3. The VLC3's electrical characteristics is $\pm 10\%$ with 1/2, 1/3, 1/4 capacitor bias.

12. Power Down Operation

12.1 Overview

The MC96F7616A has two power-down modes to minimize the power consumption of the device. In power down mode, power consumption is reduced considerably. The device provides three kinds of power saving functions, Main-IDLE, Sub-IDLE and STOP mode. In three modes, program is stopped.

12.2 Peripheral Operation in IDLE/STOP Mode

Table 12-1 Peripheral Operation during Power Down Mode

Peripheral	IDLE Mode	STOP Mode
CPU	ALL CPU Operation are Disable	ALL CPU Operation are Disable
RAM	Retain	Retain
Basic Interval Timer	Operates Continuously	Stop
Watch Dog Timer	Operates Continuously	Stop (Can be operated with WDTRC OSC)
Watch Timer	Operates Continuously	Stop (Can be operated with sub clock)
Timer0~3	Operates Continuously	Halted (Only when the Event Counter Mode is Enabled, Timer operates Normally)
ADC	Operates Continuously	Stop
BUZ	Operates Continuously	Stop
UART	Operates Continuously	Stop
LCD Controller	Operates Continuously	Stop (Can be operated with sub clock)
Internal OSC (4MHz)	Oscillation	Stop when the system clock (f_x) is fIRC
WDTRC OSC (5kHz)	Stop	Can be operated with setting value
Main OSC	Oscillation	Stop when $f_x = f_{XIN}$
Sub OSC (32.768kHz)	Oscillation	Stop when $f_x = f_{SUB}$
I/O Port	Retain	Retain
Control Register	Retain	Retain
Address Data Bus	Retain	Retain
Release Method	By RESET, all Interrupts	By RESET, Timer Interrupt (EC0), External Interrupt, UART by RX, WT (sub clock), WDT

12.3 IDLE Mode

The power control register is set to '01h' to enter the IDLE Mode. In this mode, the internal oscillation circuits remain active. Oscillation continues and peripherals are operated normally but CPU stops. It is released by reset or interrupt. To be released by interrupt, interrupt should be enabled before IDLE mode. If using reset, because the device becomes initialized state, the registers have reset value.




Figure 12.1 IDLE Mode Release Timing by External Interrupt

12.4 STOP Mode

The power control register is set to '03H' to enter the STOP Mode. In the stop mode, the selected oscillator, system clock and peripheral clock is stopped, but watch timer can be continued to operate with sub clock. With the clock frozen, all functions are stopped, but the on-chip RAM and control registers are held. For example, If the internal RC oscillator (fIRC) is selected for the system clock and the sub clock (fSUB) is oscillated, the internal RC oscillator stops oscillation and the sub clock is continuously oscillated in stop mode. At that time, the watch timer and LCD controller can be operated with the sub clock.

The source for exit from STOP mode is hardware reset and interrupts. The reset re-defines all the control registers.

When exit from STOP mode, enough oscillation stabilization time is required to normal operation. Figure 12.2 shows the timing diagram. When released from STOP mode, the Basic interval timer is activated on wake-up. Therefore, before STOP instruction, user must be set its relevant prescale divide ratio to have long enough time. This guarantees that oscillator has started and stabilized.




Figure 12.2 STOP Mode Release Timing by External Interrupt

12.5 Release Operation of STOP Mode

After STOP mode is released, the operation begins according to content of related interrupt register just before STOP mode start (Figure 12.3). If the global interrupt Enable Flag (IE.EA) is set to '1', the STOP mode is released by the interrupt which each interrupt enable flag = '1' and the CPU jumps to the relevant interrupt service routine. Even if the IE.EA bit is cleared to '0', the STOP mode is released by the interrupt of which the interrupt enable flag is set to '1'.




Figure 12.3 STOP Mode Release Flow

12.5.1 Register Map

Table 12-2 Power Down Operation Register Map

Name	Address	Dir	Default	Description
PCON	87H	R/W	00H	Power Control Register

12.5.2 Power Down Operation Register Description

The power down operation register consists of the power control register (PCON).

12.5.3 Register Description for Power Down Operation

PCON (Power Control Register) : 87H

7	6	5	4	3	2	1	0	
PCON7	-	-	-	PCON3	PCON2	PCON1	PCON0	
R/W	-	-	-	R/W	R/W	R/W	R/W	Initial value : 00H

PCON[7:0] Power Control
 01H IDLE mode enable
 03H STOP mode enable

- Notes) 1. To enter IDLE mode, PCON must be set to '01H'.
 2. To enter STOP mode, PCON must be set to '03H'.
 3. The PCON register is automatically cleared by a release signal in STOP/IDLE mode.
 4. Three or more NOP instructions must immediately follow the instruction that make the device enter STOP/IDLE mode. Refer to the following examples.

Ex1)	MOV PCON, #01H ; IDLE mode	Ex2)	MOV PCON, #03H ; STOP mode
	NOP		NOP
	NOP		NOP
	NOP		NOP
	•		•
	•		•
	•		•

13. RESET

13.1 Overview

The following is the hardware setting value.

Table 13-1 Reset State

On Chip Hardware	Initial Value
Program Counter (PC)	0000h
Accumulator	00h
Stack Pointer (SP)	07h
Peripheral Clock	On
Control Register	Refer to the Peripheral Registers

13.2 Reset Source

The MC96F7616A has five types of reset sources. The following is the reset sources.

- External RESETB
- Power ON RESET (POR)
- WDT Overflow Reset (In the case of WDTEN = `1`)
- Low Voltage Reset (In the case of LVREN = `0`)
- OCD Reset

13.3 RESET Block Diagram




Figure 13.1 RESET Block Diagram

13.4 RESET Noise Canceller

The Figure 13.2 is the noise canceller diagram for noise cancellation of RESET. It has the noise cancellation value of about 2us (@V_{DD}=5V) to the low input of system reset.




Figure 13.2 Reset noise canceller timer diagram

13.5 Power On RESET

When rising device power, the POR (Power On Reset) has a function to reset the device. If POR is used, it executes the device RESET function instead of the RESET IC or the RESET circuits.




Figure 13.3 Fast VDD Rising Time




Figure 13.4 Internal RESET Release Timing On Power-Up




Figure 13.5 Configuration Timing when Power-on




Figure 13.6 Boot Process Wave Form

Table 13-2 Boot Process Description

Process	Description	Remarks
①	-No Operation	
②	-1st POR level Detection	-about 1.4V
③	<ul style="list-style-type: none"> - (INT-OSC 4MHz/4)x256x28h Delay section (=10ms) -VDD input voltage must rise over than flash operating voltage for Config read 	<ul style="list-style-type: none"> -Slew Rate >= 0.15V/ms
④	<ul style="list-style-type: none"> - Config read point 	<ul style="list-style-type: none"> -about 1.5V ~ 1.6V -Config Value is determined by Writing Option
⑤	- Rising section to Reset Release Level	-16ms point after POR or Ext_reset release
⑥	<ul style="list-style-type: none"> - Reset Release section (BIT overflow) <ul style="list-style-type: none"> i) after16ms, after External Reset Release (External reset) ii) 16ms point after POR (POR only) 	- BIT is used for Peripheral stability
⑦	-Normal operation	

13.6 External RESETB Input

The External RESETB is the input to a Schmitt trigger. If RESETB pin is held with low for at least 10us over within the operating voltage range and stable oscillation, it is applied and the internal state is initialized. After reset state becomes '1', it needs the stabilization time with 16ms and after the stable state, the internal RESET becomes '1'. The Reset process step needs 5 oscillator clocks. And the program execution starts at the vector address stored at address 0000H.




Figure 13.7 Timing Diagram after RESET




Figure 13.8 Oscillator generating waveform example

Note) As shown Figure 13.8, the stable generating time is not included in the start-up time.

The RESETB pin has a Pull-up register by H/W.

13.7 Brown Out Detector Processor

The MC96F7616A has an On-chip brown-out detection circuit(BOD) for monitoring the VDD level during operation by comparing it to a fixed trigger level. The trigger level for the BOD can be selected by LVRVS[3:0]. In the STOP mode, this will contribute significantly to the total current consumption. So to minimize the current consumption, the LVREN bit is set to off by software.




Figure 13.9 Block Diagram of BOD




Figure 13.10 Internal Reset at the power fail situation




Figure 13.11 Configuration timing when BOD RESET

13.8 LVI Block Diagram




Figure 13.12 LVI Diagram

13.8.1 Register Map

Table 13-3 Reset Operation Register Map

Name	Address	Dir	Default	Description
RSTFR	E8H	R/W	80H	Reset Flag Register
LVRCR	D8H	R/W	00H	Low Voltage Reset Control Register
LVICR	86H	R/W	00H	Low Voltage Indicator Control Register

13.8.2 Reset Operation Register Description

The reset control register consists of the reset flag register (RSTFR), low voltage reset control register (LVRCR), and low voltage indicator control register (LVICR).

13.8.3 Register Description for Reset Operation

RSTFR (Reset Flag Register) : E8H

7	6	5	4	3	2	1	0
PORF	EXTRF	WDTRF	OCDRF	LVRF	-	-	-
R/W	R/W	R/W	R/W	R/W	-	-	-

Initial value : 80H

PORF Power-On Reset flag bit. The bit is reset by writing '0' to this bit.
 0 No detection
 1 Detection

EXTRF External Reset (RESETB) flag bit. The bit is reset by writing '0' to this bit or by Power-On Reset.
 0 No detection
 1 Detection

WDTRF Watch Dog Reset flag bit. The bit is reset by writing '0' to this bit or by Power-On Reset.
 0 No detection
 1 Detection

OCDRF On-Chip Debug Reset flag bit. The bit is reset by writing '0' to this bit or by Power-On Reset.
 0 No detection
 1 Detection

LVRF Low Voltage Reset flag bit. The bit is reset by writing '0' to this bit or by Power-On Reset.
 0 No detection
 1 Detection

- Notes)
- When the Power-On Reset occurs, the PORF bit is only set to "1", the other flag (WDTRF and OCDRF) bits are all cleared to "0".
 - When the Power-On Reset occurs, the EXTRF bit is unknown, At that time, the EXTRF bit can be set to "1" when External Reset (RESETB) occurs.
 - When the Power-On Reset occurs, the LVRF bit is unknown, At that time, the LVRF bit can be set to "1" when Low Voltage Reset(LVR) occurs.
 - When a reset except the POR occurs, the corresponding flag bit is only set to "1", the other flag bits are kept in the previous values.

LVRCR (Low Voltage Reset Control Register) : D8H

7	6	5	4	3	2	1	0
LVRST	-	-	LVRVS3	LVRVS2	LVRVS1	LVRVS0	LVREN
RW	-	-	RW	RW	RW	RW	RW

Initial value : 00H

LVRST

LVR Enable when Stop Release

- 0 Not effect at stop release
 1 LVR enable at stop release

Notes)

When this bit is '1', the LVREN bit is cleared to '0' by stop mode to release. (LVR enable)

When this bit is '0', the LVREN bit is not effect by stop mode to release.

LVRVS[3:0]

LVR Voltage Select

LVRVS3	LVRVS2	LVRVS1	LVRVS0	Description
0	0	0	0	1.60V
0	0	0	1	2.00V
0	0	1	0	2.10V
0	0	1	1	2.20V
0	1	0	0	2.32V
0	1	0	1	2.44V
0	1	1	0	2.59V
0	1	1	1	2.75V
1	0	0	0	2.93V
1	0	0	1	3.14V
1	0	1	0	3.38V
1	0	1	1	3.67V
1	1	0	0	4.00V
1	1	0	1	4.40V
1	1	1	0	Not available
1	1	1	1	Not available

LVREN

LVR Operation

- 0 LVR Enable
 1 LVR Disable

Notes) 1. The LVRVS[3:0] bits are cleared by a power-on reset but are retained by other reset signals.

2. The LVRVS[3:0] bits should be set to '0000b' while LVREN bit is "1".

LVICR (Low Voltage Indicator Control Register) : 86H

7	6	5	4	3	2	1	0
-	-	LVIF	LVIEN	LVILS3	LVILS2	LVILS1	LVILS0
-	-	RW	RW	RW	RW	RW	RW

Initial value : 00H

LVIF	Low Voltage Indicator Flag Bit				
	0 No detection				
	1 Detection				
LVIEN	LVI Enable/Disable				
	0 Disable				
	1 Enable				
LVILS[3:0]	LVI Level Select				
	LVILS3	LVILS2	LVILS1	LVILS0	Description
	0	0	0	0	2.00V
	0	0	0	1	2.10V
	0	0	1	0	2.20V
	0	0	1	1	2.32V
	0	1	0	0	2.44V
	0	1	0	1	2.59V
	0	1	1	0	2.75V
	0	1	1	1	2.93V
	1	0	0	0	3.14V
	1	0	0	1	3.38V
	1	0	1	0	3.67V
	1	0	1	1	4.00V
	1	1	0	0	4.40V
	1	1	0	1	Ext. Reference (LVIREF)
	1	1	1	0	Not available
	1	1	1	1	Not available

14. On-chip Debug System

14.1 Overview

14.1.1 Description

On-chip debug system (OCD) of MC96F7616A can be used for programming the non-volatile memories and on-chip debugging. Detail descriptions for programming via the OCD interface can be found in the following chapter.

Figure 14.1 shows a block diagram of the OCD interface and the On-chip Debug system.

14.1.2 Feature

- Two-wire external interface: 1-wire serial clock input, 1-wire bi-directional serial data bus
- Debugger Access to:
 - All Internal Peripheral Units
 - Internal data RAM
 - Program Counter
 - Flash and Data EEPROM Memories
- Extensive On-chip Debug Support for Break Conditions, Including
 - Break Instruction
 - Single Step Break
 - Program Memory Break Points on Single Address
 - Programming of Flash, EEPROM, Fuses, and Lock Bits through the two-wire Interface
 - On-chip Debugging Supported by Dr.Choice®
- Operating frequency

Supports the maximum frequency of the target MCU




Figure 14.1 Block Diagram of On-Chip Debug System

14.2 Two-Pin External Interface

14.2.1 Basic Transmission Packet

- 10-bit packet transmission using two-pin interface.
- 1-packet consists of 8-bit data, 1-bit parity and 1-bit acknowledge.
- Parity is even of '1' for 8-bit data in transmitter.
- Receiver generates acknowledge bit as '0' when transmission for 8-bit data and its parity has no error.
- When transmitter has no acknowledge (Acknowledge bit is '1' at tenth clock), error process is executed in transmitter.
- When acknowledge error is generated, host PC makes stop condition and transmits command which has error again.
- Background debugger command is composed of a bundle of packet.
- Start condition and stop condition notify the start and the stop of background debugger command respectively.




Figure 14.2 10-bit Transmission Packet

14.2.2 Packet Transmission Timing

14.2.2.1 Data Transfer




Figure 14.3 Data Transfer on the Twin Bus

14.2.2.2 Bit Transfer




Figure 14.4 Bit Transfer on the Serial Bus

14.2.2.3 Start and Stop Condition




Figure 14.5 Start and Stop Condition

14.2.2.4 Acknowledge Bit




Figure 14.6 Acknowledge on the Serial Bus




Figure 14.7 Clock Synchronization during Wait Procedure

14.2.3 Connection of Transmission

Two-pin interface connection uses open-drain (wire-AND bidirectional I/O).




Figure 14.8 Connection of Transmission

15. Flash Memory

15.1 Overview

15.1.1 Description

MC96F7616A incorporates flash memory to which a program can be written, erased, and overwritten while mounted on the board. The flash memory can be read by 'MOVC' instruction and it can be programmed in OCD, serial ISP mode or user program mode.

- Flash Size : 16K bytes
- Single power supply program and erase
- Command interface for fast program and erase operation
- Up to 100,000 program/erase cycles at typical voltage and temperature for flash memory

15.1.2 Flash Program ROM Structure




Figure 15.1 Flash Program ROM Structure

15.1.3 Register Map

Table 15-1 Flash Memory Register Map

Name	Address	Dir	Default	Description
FSADRH	FAH	R/W	00H	Flash Sector Address High Register
FSADRM	FBH	R/W	00H	Flash Sector Address Middle Register
FSADRL	FCH	R/W	00H	Flash Sector Address Low Register
FIDR	FDH	R/W	00H	Flash Identification Register
FMCR	FEH	R/W	00H	Flash Mode Control Register

15.1.4 Register Description for Flash Memory Control and Status

Flash control register consists of the flash sector address high register (FSADRH), flash sector address middle register (FSADRM), flash sector address low register (FSADRL), flash identification register (FIDR), and flash mode control register (FMCR). They are mapped to SFR area and can be accessed only in programming mode.

15.1.5 Register Description for Flash

FSADRH (Flash Sector Address High Register) : FAH

7	6	5	4	3	2	1	0
-	-	-	-	FSADRH3	FSADRH2	FSADRH1	FSADRH0
-	-	-	-	RW	RW	RW	RW

Initial value : 00H

FSADRH[3:0] Flash Sector Address High

FSADRM (Flash Sector Address Middle Register) : FBH

7	6	5	4	3	2	1	0
FSADRM7	FSADRM6	FSADRM5	FSADRM4	FSADRM3	FSADRM2	FSADRM1	FSADRM0
RW							

Initial value : 00H

FSADRM[7:0] Flash Sector Address Middle

FSADRL (Flash Sector Address Low Register) : FCH

7	6	5	4	3	2	1	0
FSADRL7	FSADRL6	FSADRL5	FSADRL4	FSADRL3	FSADRL2	FSADRL1	FSADRL0
RW							

Initial value : 00H

FSADRL[7:0] Flash Sector Address Low

FIDR (Flash Identification Register) : FDH

7	6	5	4	3	2	1	0
FIDR7	FIDR6	FIDR5	FIDR4	FIDR3	FIDR2	FIDR1	FIDR0
RW							

Initial value : 00H

FIDR[7:0] Flash Identification

Others No identification value

10100101 Identification value for a flash mode

(These bits are automatically cleared to logic '00H' immediately after one time operation except "flash page buffer reset mode")

FMCR (Flash Mode Control Register) : FEH

7	6	5	4	3	2	1	0
FMBUSY	-	-	-	-	FMCR2	FMCR1	FMCR0
R	-	-	-	-	R/W	R/W	R/W

Initial value : 00H

FMBUSY	Flash Mode Busy Bit. This bit will be used for only debugger.			
	0 No effect when "1" is written			
	1 Busy			
FMCR[2:0]	Flash Mode Control Bits. During a flash mode operation, the CPU is hold and the global interrupt is on disable state regardless of the IE.7 (EA) bit.			
	FMCR2	FMCR1	FMCR0	Description
	0	0	1	Select flash page buffer reset mode and start regardless of the FIDR value (Clear all 32bytes to '0')
	0	1	0	Select flash sector erase mode and start operation when the FIDR="10100101b'
	0	1	1	Select flash sector write mode and start operation when the FIDR="10100101b'
	1	0	0	Select flash sector hard lock and start operation when the FIDR="10100101b'
Others Values: No operation (These bits are automatically cleared to logic '00H' immediately after one time operation)				

15.1.6 Serial In-System Program (ISP) Mode

Serial in-system program uses the interface of debugger which uses two wires. Refer to chapter 14 in details about debugger

15.1.7 Protection Area (User program mode)

MC96F7616A can program its own flash memory (protection area). The protection area can not be erased or programmed. The protection areas are available only when the PAEN bit is cleared to '0', that is, enable protection area at the configure option 2 if it is needed. If the protection area isn't enabled (PAEN ='1'), this area can be used as a normal program memory.

The size of protection area can be varied by setting of configure option 2.

Table 15-2 Protection Area size

Protection Area Size Select		Size of Protection Area	Address of Protection Area
PASS1	PASS0		
0	0	3.8K Bytes	0100H – 0FFFH
0	1	1.7K Bytes	0100H – 07FFH
1	0	768 Bytes	0100H – 03FFH
1	1	256 Bytes	0100H – 01FFH

Note) Refer to chapter 16 in configure option control.

15.1.8 Erase Mode

The sector erase program procedure in user program mode

1. Page buffer clear (FMCR=0x01)
2. Write '0' to page buffer
3. Set flash sector address register (FSADRH/FSADRM/FSADRL).
4. Set flash identification register (FIDR).
5. Set flash mode control register (FMCR).
6. Erase verify

Program Tip – sector erase

```

MOV    FMCR,#0x01          ;page buffer clear
NOP
NOP
NOP

MOV    A,#0                ;Sector size is 32bytes
MOV    R0,#32
MOV    DPH,#0x80
MOV    DPL,#0

Pgbuf_clr: MOVX   @DPTR,A
INC    DPTR
DJNZ   R0, Pgbuf_clr      ;Write '0' to all page buffer

MOV    FSADRH,#0x00
MOV    FSADRM,#0x3F
MOV    FSADRL,#0xA0          ;Select sector 509
MOV    FIDR,#0xA5          ;Identification value
MOV    FMCR,#0x02          ;Start flash erase mode
NOP
NOP
NOP

MOV    A,#0                ;erase verify
MOV    R0,#32
MOV    R1,#0
MOV    DPH,#0x3F
MOV    DPL,#0xA0            ;Sector size is 32bytes

Erase_verify:
MOVC   A,@A+DPTR
SUBB   A,R1
JNZ    Verify_error
INC    DPTR
DJNZ   R0, Erase_verify

Verify_error:

```

Verify_error:

The Byte erase program procedure in user program mode

1. Page buffer clear (FMCR=0x01)
2. Write '0' to page buffer
3. Set flash sector address register (FSADRH/FSADRM/FSADRL).
4. Set flash identification register (FIDR).
5. Set flash mode control register (FMCR).
6. Erase verify

Program Tip – byte erase

```

MOV    FMCR,#0x01          ;page buffer clear
NOP
NOP
NOP

MOV    A,#0
MOV    DPH,#0x80
MOV    DPL,#0
MOVX   @DPTR,A

MOV    DPH,#0x80
MOV    DPL,#0x05
MOVX   @DPTR,A          ;Write '0' to page buffer

MOV    FSADRH,#0x00
MOV    FSADRM,#0x3F
MOV    FSADRL,#0xA0        ;Select sector 509
MOV    FIDR,#0xA5          ;Identification value
MOV    FMCR,#0x02          ;Start flash erase mode
NOP
NOP
NOP

MOV    A,#0                ;erase verify
MOV    R1,#0
MOV    DPH,#0x3F
MOV    DPL,#0xA0
MOVC   A,@A+DPTR
SUBB   A,R1                ;0x3FA0 = 0 ?
JNZ    Verify_error

MOV    A,#0
MOV    R1,#0
MOV    DPH,#0x3F
MOV    DPL,#0xA5
MOVC   A,@A+DPTR
SUBB   A,R1                ;0x3FA5 = 0 ?
JNZ    Verify_error

```

Verify_error:

15.1.9 Write Mode

The sector Write program procedure in user program mode

1. Page buffer clear (FMCR=0x01)
2. Write data to page buffer
3. Set flash sector address register (FSADRH/FSADRM/FSADRL).
4. Set flash identification register (FIDR).
5. Set flash mode control register (FMCR).
6. Erase verify

Program Tip – sector write

```

MOV    FMCR,#0x01          ;page buffer clear
NOP
NOP
NOP

MOV    A,#0                ;Sector size is 32bytes
MOV    R0,#32
MOV    DPH,#0x80
MOV    DPL,#0

Pgbuf_WR: MOVX   @DPTR,A
INC    A
INC    DPTR
DJNZ   R0, Pgbuf_WR        ;Write data to all page buffer

MOV    FSADRH,#0x00
MOV    FSADRM,#0x3F
MOV    FSADRL,#0xA0          ;Select sector 509
MOV    FIDR,#0xA5          ;Identification value
MOV    FMCR,#0x03          ;Start flash write mode
NOP
NOP
NOP

MOV    A,#0                ;write verify
MOV    R0,#32
MOV    R1,#0
MOV    DPH,#0x3F
MOV    DPL,#0xA0            ;Sector size is 32bytes

MOV    A,@A+DPTR
SUBB  A,R1
JNZ   Verify_error
INC    R1
INC    DPTR
DJNZ   R0, Write_verify

Verify_error:

```

The Byte Write program procedure in user program mode

1. Page buffer clear (FMCR=0x01)
2. Write data to page buffer
3. Set flash sector address register (FSADRH/FSADRM/FSADRL).
4. Set flash identification register (FIDR).
5. Set flash mode control register (FMCR).
6. Erase verify

Program Tip – byte write

```

MOV    FMCR,#0x01          ;page buffer clear
NOP
NOP
NOP

MOV    A,#5
MOV    DPH,#0x80
MOV    DPL,#0
MOVX   @DPTR,A            ;Write data to page buffer

MOV    A,#6
MOV    DPH,#0x80
MOV    DPL,#0x05
MOVX   @DPTR,A            ;Write data to page buffer

MOV    FSADRH,#0x00
MOV    FSADRM,#0x3F
MOV    FSADRL,#0xA0        ;Select sector 509
MOV    FIDR,#0xA5          ;Identification value
MOV    FMCR,#0x03          ;Start flash write mode
NOP
NOP
NOP

MOV    A,#0                 ;write verify
MOV    R1,#5
MOV    DPH,#0x3F
MOV    DPL,#0xA0
MOVC   A,@A+DPTR
SUBB  A,R1                ;0x3FA0 = 5 ?
JNZ   Verify_error

MOV    A,#0
MOV    R1,#6
MOV    DPH,#0x3F
MOV    DPL,#0xA5
MOVC   A,@A+DPTR
SUBB  A,R1                ;0x3FA5 = 6 ?
JNZ   Verify_error

```

Verify_error:

15.1.10 Read Mode

The Reading program procedure in user program mode

1. Load receive data from flash memory on MOVC instruction by indirectly addressing mode.

Program Tip – reading

```
MOV    A,#0
MOV    DPH,#0x3F
MOV    DPL,#0xA0          ;flash memory address
MOVC   A,@A+DPTR         ;read data from flash memory
```

15.1.11 Hard Lock Mode

The Reading program procedure in user program mode

1. Set flash identification register (FIDR).
2. Set flash mode control register (FMCR).

Program Tip – reading

```
MOV    FIDR,#0xA5        ;Identification value
MOV    FMCR,#0x04        ;Start flash hard lock mode
NOP
NOP
NOP
```

;Dummy instruction, This instruction must be needed.
;Dummy instruction, This instruction must be needed.
;Dummy instruction, This instruction must be needed.

16. Configure Option

16.1 Configure Option Control Register

The data for configure option should be written in the configure option area (001EH – 001FH) by programmer (Writer tools).

CONFIGURE OPTION 1 : ROM Address 001FH

7	6	5	4	3	2	1	0
R_P	HL	-	-	-	-	-	RSTS

Initial value : 00H

R_P	Read Protection
0	Disable "Read protection"
1	Enable "Read protection"
HL	Hard-Lock
0	Disable "Hard-lock"
1	Enable "Hard-lock"
RSTS	RESETB Select
0	P92/EC0 port
1	RESETB port with a pull-up resistor

CONFIGURE OPTION 2 : ROM Address 001EH

7	6	5	4	3	2	1	0
-	-	-	-	-	PAEN	PASS1	PASS0

Initial value : 00H

PAEN	Protection Area Enable/Disable
0	Disable Protection (Erasable by instruction)
1	Enable Protection (Not erasable by instruction)
PASS [1:0]	Protection Area Size Select
PASS1	PASS0 Description
0	0 3.8K bytes (Address 0100H – 0FFFH)
0	1 1.7K bytes (Address 0100H – 07FFH)
1	0 768 bytes (Address 0100H – 03FFH)
1	1 256 bytes (Address 0100H – 01FFH)

17. APPENDIX

A. Instruction Table

Instructions are either 1, 2 or 3 bytes long as listed in the 'Bytes' column below.

Each instruction takes either 1, 2 or 4 machine cycles to execute as listed in the following table. 1 machine cycle comprises 2 system clock cycles.

ARITHMETIC				
Mnemonic	Description	Bytes	Cycles	Hex code
ADD A,Rn	Add register to A	1	1	28-2F
ADD A,dir	Add direct byte to A	2	1	25
ADD A,@Ri	Add indirect memory to A	1	1	26-27
ADD A,#data	Add immediate to A	2	1	24
ADDC A,Rn	Add register to A with carry	1	1	38-3F
ADDC A,dir	Add direct byte to A with carry	2	1	35
ADDC A,@Ri	Add indirect memory to A with carry	1	1	36-37
ADDC A,#data	Add immediate to A with carry	2	1	34
SUBB A,Rn	Subtract register from A with borrow	1	1	98-9F
SUBB A,dir	Subtract direct byte from A with borrow	2	1	95
SUBB A,@Ri	Subtract indirect memory from A with borrow	1	1	96-97
SUBB A,#data	Subtract immediate from A with borrow	2	1	94
INC A	Increment A	1	1	04
INC Rn	Increment register	1	1	08-0F
INC dir	Increment direct byte	2	1	05
INC @Ri	Increment indirect memory	1	1	06-07
DEC A	Decrement A	1	1	14
DEC Rn	Decrement register	1	1	18-1F
DEC dir	Decrement direct byte	2	1	15
DEC @Ri	Decrement indirect memory	1	1	16-17
INC DPTR	Increment data pointer	1	2	A3
MUL AB	Multiply A by B	1	4	A4
DIV AB	Divide A by B	1	4	84
DA A	Decimal Adjust A	1	1	D4

LOGICAL				
Mnemonic	Description	Bytes	Cycles	Hex code
ANL A,Rn	AND register to A	1	1	58-5F
ANL A,dir	AND direct byte to A	2	1	55
ANL A,@Ri	AND indirect memory to A	1	1	56-57
ANL A,#data	AND immediate to A	2	1	54
ANL dir,A	AND A to direct byte	2	1	52
ANL dir,#data	AND immediate to direct byte	3	2	53
ORL A,Rn	OR register to A	1	1	48-4F
ORL A,dir	OR direct byte to A	2	1	45
ORL A,@Ri	OR indirect memory to A	1	1	46-47
ORL A,#data	OR immediate to A	2	1	44
ORL dir,A	OR A to direct byte	2	1	42
ORL dir,#data	OR immediate to direct byte	3	2	43
XRL A,Rn	Exclusive-OR register to A	1	1	68-6F
XRL A,dir	Exclusive-OR direct byte to A	2	1	65

XRL A, @Ri	Exclusive-OR indirect memory to A	1	1	66-67
XRL A,#data	Exclusive-OR immediate to A	2	1	64
XRL dir,A	Exclusive-OR A to direct byte	2	1	62
XRL dir,#data	Exclusive-OR immediate to direct byte	3	2	63
CLR A	Clear A	1	1	E4
CPL A	Complement A	1	1	F4
SWAP A	Swap Nibbles of A	1	1	C4
RL A	Rotate A left	1	1	23
RLC A	Rotate A left through carry	1	1	33
RR A	Rotate A right	1	1	03
RRC A	Rotate A right through carry	1	1	13

DATA TRANSFER

Mnemonic	Description	Bytes	Cycles	Hex code
MOV A,Rn	Move register to A	1	1	E8-EF
MOV A,dir	Move direct byte to A	2	1	E5
MOV A,@Ri	Move indirect memory to A	1	1	E6-E7
MOV A,#data	Move immediate to A	2	1	74
MOV Rn,A	Move A to register	1	1	F8-FF
MOV Rn,dir	Move direct byte to register	2	2	A8-AF
MOV Rn,#data	Move immediate to register	2	1	78-7F
MOV dir,A	Move A to direct byte	2	1	F5
MOV dir,Rn	Move register to direct byte	2	2	88-8F
MOV dir,dir	Move direct byte to direct byte	3	2	85
MOV dir,@Ri	Move indirect memory to direct byte	2	2	86-87
MOV dir,#data	Move immediate to direct byte	3	2	75
MOV @Ri,A	Move A to indirect memory	1	1	F6-F7
MOV @Ri,dir	Move direct byte to indirect memory	2	2	A6-A7
MOV @Ri,#data	Move immediate to indirect memory	2	1	76-77
MOV DPTR,#data	Move immediate to data pointer	3	2	90
MOVC A,@A+DPTR	Move code byte relative DPTR to A	1	2	93
MOVC A,@A+PC	Move code byte relative PC to A	1	2	83
MOVX A,@Ri	Move external data(A8) to A	1	2	E2-E3
MOVX A,@DPTR	Move external data(A16) to A	1	2	E0
MOVX @Ri,A	Move A to external data(A8)	1	2	F2-F3
MOVX @DPTR,A	Move A to external data(A16)	1	2	F0
PUSH dir	Push direct byte onto stack	2	2	C0
POP dir	Pop direct byte from stack	2	2	D0
XCH A,Rn	Exchange A and register	1	1	C8-CF
XCH A,dir	Exchange A and direct byte	2	1	C5
XCH A,@Ri	Exchange A and indirect memory	1	1	C6-C7
XCHD A,@Ri	Exchange A and indirect memory nibble	1	1	D6-D7

BOOLEAN

Mnemonic	Description	Bytes	Cycles	Hex code
CLR C	Clear carry	1	1	C3
CLR bit	Clear direct bit	2	1	C2
SETB C	Set carry	1	1	D3
SETB bit	Set direct bit	2	1	D2
CPL C	Complement carry	1	1	B3
CPL bit	Complement direct bit	2	1	B2

ANL C,bit	AND direct bit to carry	2	2	82
ANL C,/bit	AND direct bit inverse to carry	2	2	B0
ORL C,bit	OR direct bit to carry	2	2	72
ORL C,/bit	OR direct bit inverse to carry	2	2	A0
MOV C,bit	Move direct bit to carry	2	1	A2
MOV bit,C	Move carry to direct bit	2	2	92

BRANCHING				
Mnemonic	Description	Bytes	Cycles	Hex code
ACALL addr 11	Absolute jump to subroutine	2	2	11→F1
LCALL addr 16	Long jump to subroutine	3	2	12
RET	Return from subroutine	1	2	22
RETI	Return from interrupt	1	2	32
AJMP addr 11	Absolute jump unconditional	2	2	01→E1
LJMP addr 16	Long jump unconditional	3	2	02
SJMP rel	Short jump (relative address)	2	2	80
JC rel	Jump on carry = 1	2	2	40
JNC rel	Jump on carry = 0	2	2	50
JB bit,rel	Jump on direct bit = 1	3	2	20
JNB bit,rel	Jump on direct bit = 0	3	2	30
JBC bit,rel	Jump on direct bit = 1 and clear	3	2	10
JMP @A+DPTR	Jump indirect relative DPTR	1	2	73
JZ rel	Jump on accumulator = 0	2	2	60
JNZ rel	Jump on accumulator ≠ 0	2	2	70
CJNE A,dir,rel	Compare A,direct jne relative	3	2	B5
CJNE A,#d,rel	Compare A,immediate jne relative	3	2	B4
CJNE Rn,#d,rel	Compare register, immediate jne relative	3	2	B8-BF
CJNE @Ri,#d,rel	Compare indirect, immediate jne relative	3	2	B6-B7
DJNZ Rn,rel	Decrement register, jnz relative	3	2	D8-DF
DJNZ dir,rel	Decrement direct byte, jnz relative	3	2	D5

MISCELLANEOUS				
Mnemonic	Description	Bytes	Cycles	Hex code
NOP	No operation	1	1	00

ADDITIONAL INSTRUCTIONS (selected through EO[7:4])				
Mnemonic	Description	Bytes	Cycles	Hex code
MOVC @(DPTR++),A	M8051W/M8051EW-specific instruction supporting software download into program memory	1	2	A5
TRAP	Software break command	1	1	A5

In the above table, an entry such as E8-EF indicates a continuous block of hex opcodes used for 8 different registers, the register numbers of which are defined by the lowest three bits of the corresponding code. Non-continuous blocks of codes, shown as 11→F1 (for example), are used for absolute jumps and calls, with the top 3 bits of the code being used to store the top three bits of the destination address.

The CJNE instructions use the abbreviation #d for immediate data; other instructions use #data.

B. Instructions on how to use the input port.

- Error occur status
 - Using compare jump instructions with input port, it could cause error due to the timing conflict inside the MCU.
 - Compare jump Instructions which cause potential error used with input port condition:

```

JB     bit, rel ; jump on direct bit=1
JNB    bit, rel ; jump on direct bit=0
JBC    bit, rel ; jump on direct bit=1 and clear
CJNE   A, dir, rel ; compare A, direct jne relative
DJNZ   dir, rel ; decrement direct byte, jnz relative
  
```

- It is only related with Input port. Internal parameters, SFRs and output bit ports don't cause any error by using compare jump instructions.
- If input signal is fixed, there is no error in using compare jump instructions.

- Error status example

```

while(1){
  if (P00==1){ P10=1; }
  else { P10=0; }
  P11^=1;
}
  
```

zzz:	JNB	080.0, xxx ; it possible to be error
	SETB	088.0
	SJMP	yyy
xxx:	CLR	088.0
yyy:	MOV	C,088.1
	CPL	C
	MOV	088.1,C
	SJMP	zzz

```

unsigned char ret_bit_err(void)
{
  return !P00;
}
  
```

MOV	R7, #000
JB	080.0, xxx ; it possible to be error
MOV	R7, #001
xxx:	RET

- Preventative measures (2 cases)

- Do not use input bit port for bit operation but for byte operation. Using byte operation instead of bit operation will not cause any error in using compare jump instructions for input port.

```

while(1){
  if ((P0&0x01)==0x01){ P10=1; }
  else { P10=0; }
  P11^=1;
}
  
```

zzz:	MOV	A, 080 ; read as byte
	JNB	0E0.0, xxx ; compare
	SETB	088.0
	SJMP	yyy
xxx:	CLR	088.0
yyy:	MOV	C,088.1
	CPL	C
	MOV	088.1,C
	SJMP	zzz

- If you use input bit port for compare jump instruction, you have to copy the input port as internal parameter or carry bit and then use compare jump instruction.

```
bit tt;  
while(1){  
    tt=P00;  
    if (tt==0){ P10=1;}  
    else {P10=0;}  
    P11^=1;  
}
```

zzz:	MOV	C,080.0	; input port use internal parameter
	MOV	020.0, C	; move
	JB	020.0, xxx	; compare
	SETB	088.0	
	SJMP	yyy	
xxx:	CLR	088.0	
yyy:	MOV	C,088.1	
	CPL	C	
	MOV	088.1,C	
	SJMP	zzz	