

ABOV SEMICONDUCTOR Co., Ltd.  
8-BIT MICROCONTROLLERS

# MC97F1316S

User's Manual (Ver. 1.6)



## REVISION HISTORY

| VERSION | COMMENT   | DATE       |
|---------|---|------------|
| 1.0     | Upload Initial version                                  | 2013/11/05 |
| 1.1     | Updata bod/lvr level                                    | 2013/11/27 |
| 1.2     | AVREF 2.7V  | 2014/02/28 |
| 1.3     | Update PKG diagram                                      | 2014/03/21 |
| 1.4     | Change Configure Option naming                          | 2014/07/04 |
| 1.5     | Change Absolute Maximum Ratings                         | 2014/09/24 |
| 1.6     | Change DC characteristics<br>Change ISP interface guide | 2014/10/24 |

---

Published by ABOV Semiconductor

©2014 ABOV Semiconductor Co., Ltd. All rights reserved.

---

Additional information of this manual may be served by ABOV Semiconductor offices in Korea or Distributors.

ABOV Semiconductor reserves the right to make changes to any information here in at any time without notice. The information, diagrams and other data in this manual are correct and reliable;

however, ABOV Semiconductor is in no way responsible for any violations of patents or other rights of the third party generated by the use of this manual.

# Table of Contents

|   |    |
|---|----|
| REVISION HISTORY .....                              | 2  |
| Table of Contents.....                              | 4  |
| MC97F1316S .....                                    | 8  |
| 1. Overview .....                                   | 8  |
| 1.1 Description.....                                | 8  |
| 1.2 Features.....                                   | 9  |
| 1.3 Ordering Information .....                      | 10 |
| 1.4 Development Tools.....                          | 11 |
| 2. Block Diagram.....                               | 15 |
| 3. Pin Assignment.....                              | 16 |
| 4. Package Diagram.....                             | 18 |
| 5. Pin Description .....                            | 20 |
| 6. Port Structures .....                            | 21 |
| 6.1 General Purpose I/O Port.....                   | 21 |
| 6.2 Second Function I/O Port.....                   | 22 |
| 6.3 Analog Input I/O Port .....                     | 23 |
| 6.4 Reset I/O Port.....                             | 24 |
| 7. Electrical Characteristics .....                 | 25 |
| 7.1 Absolute Maximum Ratings .....                  | 25 |
| 7.2 Recommended Operating Conditions .....          | 25 |
| 7.3 A/D CONVERTER CHARACTERISTICS .....             | 26 |
| 7.4 Voltage Dropout Converter Characteristics ..... | 26 |
| 7.5 Power-On Reset Characteristics.....             | 26 |
| 7.6 Brown Out Detector Characteristics .....        | 27 |
| 7.7 Internal RC Oscillator Characteristics .....    | 27 |
| 7.8 Internal WDT Oscillator Characteristics.....    | 27 |
| 7.9 DC Characteristics .....                        | 28 |
| 7.10 AC Characteristics .....                       | 29 |
| 7.11 SPI Characteristics.....                       | 30 |
| 7.12 Typical Characteristics.....                   | 31 |
| 8. Memory .....                                     | 33 |
| 8.1 Program Memory .....                            | 33 |
| 8.2 Data Memory .....                               | 35 |
| 8.3 SFR Map.....                                    | 37 |
| 9. I/O Ports.....                                   | 40 |
| 9.1 I/O Ports.....                                  | 40 |
| 9.2 PORT P0.....                                    | 41 |
| 9.3 PORT P1 .....                                   | 43 |
| 9.4 PORT P2.....                                    | 44 |
| 9.5 PORT P3.....                                    | 45 |
| 9.6 PORT SELECT REGISTER PSR0~3 .....               | 47 |
| 10. Interrupt Controller.....                       | 51 |
| 10.1 Overview.....                                  | 51 |
| 10.2 External Interrupt.....                        | 52 |

|   |     |
|---|-----|
| 10.3 Block Diagram .....                                    | 53  |
| 10.4 Interrupt Vector Table.....                            | 54  |
| 10.5 Interrupt Sequence .....                               | 55  |
| 10.6 Effective Timing after Controlling Interrupt bit ..... | 56  |
| 10.7 Multi Interrupt.....                                   | 57  |
| 10.8 Interrupt Enable Accept Timing .....                   | 58  |
| 10.9 Interrupt Service Routine Address .....                | 58  |
| 10.10 Saving/Restore General-Purpose Registers.....         | 58  |
| 10.11 Interrupt Timing.....                                 | 59  |
| 10.12 Interrupt Register Description.....                   | 59  |
| 11. Peripheral Hardware .....                               | 67  |
| 11.1 Clock Generator .....                                  | 67  |
| 11.2 BIT .....  | 70  |
| 11.3 WDT .....  | 72  |
| 11.4 Timer/PWM .....  | 75  |
| 11.5 USART .....  | 84  |
| 11.6 SPI.....   | 103 |
| 11.7 12-Bit A/D Converter .....                             | 108 |
| 12. Power Down Operation .....                              | 114 |
| 12.1 Overview.....  | 114 |
| 12.2 Peripheral Operation in IDLE/STOP Mode.....            | 114 |
| 12.3 IDLE mode .....  | 115 |
| 12.4 STOP mode.....   | 116 |
| 12.5 Release Operation of STOP1, 2 Mode.....                | 117 |
| 13. RESET .....   | 119 |
| 13.1 Overview.....  | 119 |
| 13.2 Reset source .....                                     | 119 |
| 13.3 Block Diagram.....                                     | 119 |
| 13.4 RESET Noise Canceller.....                             | 120 |
| 13.5 Power ON RESET .....                                   | 120 |
| 13.6 External RESETB Input.....                             | 123 |
| 13.7 Brown Out Detector Processor .....                     | 124 |
| 14. On-chip Debug System.....                               | 128 |
| 14.1 Overview.....  | 128 |
| 14.2 Two-pin external interface .....                       | 129 |
| 15. Configure option.....                                   | 133 |
| 15.1 Configure option Control Register.....                 | 133 |
| 16. APPENDIX .....  | 134 |

# List of Figures

|  |    |
|--|----|
| Figure 1-1 On Chip Debugger 2 and Pin description (ocd2 mode) .....                        | 11 |
| Figure 1-2 On Chip Debugger 2 and Pin description (ocd2 mode 1) .....                      | 11 |
| Figure 1-3 Single Programmer .....   | 12 |
| Figure 1-4 PGMplusLC Writer.....   | 12 |
| Figure 1-5 E-PGM+ Writer.....  | 13 |
| Figure 1-6 ISP Interface.....  | 14 |
| Figure 2-1 MC97F1316S Block Diagram.....   | 15 |
| Figure 4-1 32 pin SOP package .....  | 18 |
| Figure 4-2 28 pin SOP package .....  | 18 |
| Figure 4-3 28 pin SKDIP package .....  | 19 |
| Figure 4-4 20 pin SOP package .....  | 19 |
| Figure 6-1 General Purpose I/O Port .....  | 21 |
| Figure 6-2 Second Function I/O Port.....   | 22 |
| Figure 6-3 Analog Input I/O Port .....   | 23 |
| Figure 6-4 Reset I/O Port.....   | 24 |
| Figure 7-1 AC Timing .....   | 29 |
| Figure 7-2 SPI Timing .....  | 30 |
| Figure 7-3 Output High Voltage (VOH).....  | 31 |
| Figure 7-4 Output Low Voltage (VOL).....   | 31 |
| Figure 7-5 Output Low Voltage1 (VOL1).....   | 32 |
| Figure 8-1 Program Memory .....  | 34 |
| Figure 8-2 Data Memory map .....   | 35 |
| Figure 8-3 Low 128 bytes RAM.....  | 36 |
| Figure 10-1 Interrupt Priority Level .....   | 51 |
| Figure 10-2 External Interrupt Description.....  | 52 |
| Figure 10-3 Block Diagram of Interrupt.....  | 53 |
| Figure 10-4 Interrupt Vector Address Table.....  | 55 |
| Figure 10-5 Interrupt Enable Register effective Timing .....                               | 56 |
| Figure 10-6 Execution of Multi Interrupt .....   | 57 |
| Figure 10-7 Interrupt Response Timing Diagram.....   | 58 |
| Figure 10-8 Correspondence between vector table address and the entry address of ISR ..... | 58 |
| Figure 10-9 Saving/Restore Process Diagram & Sample Source .....                           | 58 |
| Figure 10-10 Timing chart of Interrupt Acceptance and Interrupt Return Instruction.....    | 59 |
| Figure 11-1 Clock Generator Block Diagram.....   | 67 |
| Figure 11-2 BIT Block Diagram.....   | 70 |
| Figure 11-3 WDT Block Diagram .....  | 72 |
| Figure 11-4 WDT Interrupt Timing Waveform .....  | 74 |
| Figure 11-5 Timer x 16-bit Mode Block Diagram.....   | 75 |
| Figure 11-6 Timer x 16bit Capture Mode.....  | 76 |
| Figure 11-7 PWM Mode.....  | 77 |
| Figure 11-8 Example of PWM at 8MHz.....  | 78 |

|  |     |
|--|-----|
| Figure 11-9 Example of PWM at 8MHz (Period = Duty) .....           | 78  |
| Figure 11-10 USART Block Diagram .....                             | 85  |
| Figure 11-11 Clock Generation Block Diagram .....                  | 86  |
| Figure 11-12 Synchronous Mode XCKn Timing .....                    | 87  |
| Figure 11-13 frame format.....                                     | 88  |
| Figure 11-14 Start Bit Sampling.....                               | 92  |
| Figure 11-15 Sampling of Data and Parity Bit .....                 | 92  |
| Figure 11-16 Stop Bit Sampling and Next Start Bit Sampling .....   | 93  |
| Figure 11-17 SPI Clock Formats when UCPHA=0 .....                  | 94  |
| Figure 11-18 SPI Clock Formats when UCPHA=1 .....                  | 95  |
| Figure 11-19 SPI Block Diagram .....                               | 103 |
| Figure 11-20 SPI Transmit/Receive Timing Diagram at CPHA = 0 ..... | 105 |
| Figure 11-21 SPI Transmit/Receive Timing Diagram at CPHA = 1 ..... | 105 |
| Figure 11-22 ADC Block Diagram.....                                | 109 |
| Figure 11-23 A/D Analog Input Pin Connecting Capacitor.....        | 109 |
| Figure 11-24 A/D Power(AVDD) Pin Connecting Capacitor .....        | 109 |
| Figure 11-25 ADC Operation for Align bit .....                     | 110 |
| Figure 11-26 Converter Operation Flow.....                         | 111 |
| Figure 12-1 IDLE Mode Release Timing by External Interrupt .....   | 115 |
| Figure 12-2 IDLE Mode Release Timing by /RESET .....               | 115 |
| Figure 12-3 STOP Mode Release Timing by External Interrupt .....   | 116 |
| Figure 12-4 STOP Mode Release Timing by /RESET .....               | 116 |
| Figure 12-5 STOP1, 2 Mode Release Flow .....                       | 117 |
| Figure 13-1 RESET Block Diagram .....                              | 119 |
| Figure 13-2 Reset noise canceller time diagram.....                | 120 |
| Figure 13-3 Fast VDD rising time .....                             | 120 |
| Figure 13-4 Internal RESET Release Timing On Power-Up.....         | 121 |
| Figure 13-5 Configuration timing when Power-on (at 8Mhz) .....     | 121 |
| Figure 13-6 Boot Process Wave Form.....                            | 122 |
| Figure 13-7 Timing Diagram after RESET.....                        | 123 |
| Figure 13-8 Oscillator generating waveform example.....            | 123 |
| Figure 13-9 Block Diagram of BOD .....                             | 124 |
| Figure 13-10 Internal Reset at the power fail situation.....       | 124 |
| Figure 13-11 Configuration timing when BOD RESET .....             | 125 |
| Figure 14-1 Block Diagram of On-chip Debug System.....             | 129 |
| Figure 14-2 10-bit transmission packet.....                        | 130 |
| Figure 14-3 Data transfer on the twin bus.....                     | 130 |
| Figure 14-4 Bit transfer on the serial bus.....                    | 131 |
| Figure 14-5 Start and stop condition.....                          | 131 |
| Figure 14-6 Acknowledge on the serial bus.....                     | 131 |
| Figure 14-7 Clock synchronization during wait procedure.....       | 132 |
| Figure 14-8 Connection of transmission .....                       | 132 |

# MC97F1316S

## CMOS SINGLE-CHIP 8-BIT MICROCONTROLLER WITH 12-BIT ANALOG DIGITAL CONVERTER

### 1. Overview

#### 1.1 Description

The MC97F1316S is an advanced CMOS 8-bit microcontroller with 16Kbytes of FLASH. This is a powerful microcontroller which provides a highly flexible and cost effective solution to many embedded control applications. This provides the following features : 16Kbytes of FLASH, 256bytes of IRAM, 128bytes of XRAM, 16-bit timer/counter, Watchdog timer with WDTOSC, 12-bit ADC, SPI, USART, On-chip POR, BOD and LVR, 16-bit PWM output, On-chip oscillator, Internal RC-Oscillator, Internal WDT-Oscillator and clock circuitry. The MC97F1316S also supports Power saving modes to reduce Power Consumption.

| Device Name | FLASH    | RAM          | Package      |
|-------------|----------|--------------|--------------|
| MC97F1316S  | 16Kbytes | I : 256bytes | 32/28/20-SOP |
| MC97F1216S  |          | X : 128bytes | 28-SKDIP     |
| MC97F1215S  |          |              | 20-SOP       |



## 1.2 Features

| <b>MC97F1316S</b>  |   |
|--------------------|---|
| <b>CPU</b>         | 8 Bit CISC Core (8051 Compatible, 2 clock per cycle)  |
| <b>ROM</b>         | 16KBytes On-chip FLASH  |
|                    | Endurance(1,000 times), Retention(10 years)   |
| <b>RAM</b>         | IRAM : 256bytes, XRAM : 128bytes  |
| <b>GPIO</b>        | 30 Ports (P0[7:0], P1[7:0], P2[5:0], P3[7:0]) : 32 Pin  |
|                    | 26 Ports (P0[7:0], P1[7:0], P2[1:0], P3[7:0]) : 28 Pin  |
|                    | 18 Ports (P0[7:5], P0[2:0], P1[7:3], P1[0], P2[1:0], P3[7:6], P3[3:2]) : 20 FND                                       |
|                    | 18 Ports (P0[7:0], P1[7:0], P2[0:1]) : 20Pin  |
|                    | 14 Ports (P0[6:0], P1[7:3], P2[1:0]) : 16Pin  |
|                    | 8 Ports (P0[5], P0[2:0], P1[7:5], P1[3]) : 10Pin  |
|                    | 6 Ports (P0[2:0], P1[6:5], P1[3]) : 8Pin<br>High Current Sink Port(8ch : typ. 160mA, P3[7:0])                         |
| <b>BIT</b>         | On Chip   |
| <b>Timer</b>       | 16-bit 4ch, PWM Output (using Timer0,1,2,3)   |
| <b>WDT</b>         | On Chip   |
| <b>SPI</b>         | 1ch   |
| <b>USART</b>       | 1ch   |
| <b>ADC</b>         | 12 bit, 16-ch (External 15-ch, Internal reference 1-ch)   |
| <b>PCI</b>         | (Wake-up from Pin-Change) On Chip   |
| <b>INT Sources</b> | External (4: INT0/1/2, PCI), USART(2: TX, RX), Timer (4: Timer0/1/2/3)<br>ADC (1), SPI (1), WDT (1), BIT (1), BOD (1) |
| <b>IRC</b>         | 16/8/4/2MHz (8MHz Default)  |
| <b>WDTOSC</b>      | 64kHz   |
| <b>POR</b>         | 1.4V @1ms VDD rising  |
| <b>LVR</b>         | 1-level (1.75V)   |
| <b>BOD</b>         | 6 level (2.15V/2.45V/2.65V/3.15V/3.65V/4.15V)   |
| <b>PGK Type</b>    | 32/28/20-SOP, 28-SKDIP  |

**Minimum Instruction Execution Time**

250ns (@8MHz, NOP Instruction)

**Power down mode**

IDLE, STOP1, STOP2 mode

**Operating Voltage**

2.2V ~ 5.5V

**Operating Temperature**

-40 ~ +85 °C

**Operating Frequency**

0.25MHz ~ 16MHz (IRC)

### 1.3 Ordering Information

**Table 1-1 Ordering Information of MC97F1316S**

| Device name | ROM size          | SRAM size                    | Package  | OCD name    |
|-------------|-------------------|------------------------------|----------|-------------|
| MC97F1316SD | 16Kbytes<br>FLASH | I : 256bytes<br>X : 128bytes | 32 SOP   | MC97F1316OD |
| MC97F1316SG |                   |                              | 28 SKDIP | -           |
| MC97F1316SM |                   |                              | 28 SOP   | MC97F1316OM |
| MC97F1216SD |                   |                              | 20 SOP   | MC97F1216OD |
| MC97F1215SD |                   |                              | 20 SOP   | MC97F1215OD |

## 1.4 Development Tools

### 1.4.1 Compiler

We do not provide the compiler. Please contact third parties.

The MC97F1316S core is Mentor Graphic 8051. Anyway, device ROM size is smaller than 64KB. Developer can use all kinds of third party's standard 8051 compiler.

### 1.4.2 OCD2 emulator and debugger

The OCD2 emulator supports ABOV Semiconductor's 8051 series MCU emulation.

The OCD2 interface uses two wires interfacing between PC and MCU which is attached to user's system. The OCD2 can read or change the value of MCU internal memory and I/O peripherals. And also the OCD2 controls MCU internal debugging logic, it means OCD2 controls emulation, step run, monitoring, RAM break etc.

The OCD2 Debugger program works on Microsoft-Windows NT, 2000, XP, Vista (32bit) operating system. If you want to see more details, please refer OCD2 debugger manual. You can download debugger S/W and manual from our web-site.

Only MC97F1316OCD has OCD2 Interface(DSCL, DSDA, DSCL1, DSDA1).  
There are two types of OCD2 mode connection

#### Connection 1

- P01 (MC97F1316OCD DSCL pin)
- P00 (MC97F1316OCD DSDA pin)




Figure 1-1 On Chip Debugger 2 and Pin description (ocd2 mode)

#### Connection 2 (alternative connection when P01 and P00 are used as SPI, USART ...)

- P14 (MC97F1316OCD DSCL1 pin)
- P17 (MC97F1316OCD DSDA1 pin)




Figure 1-2 On Chip Debugger 2 and Pin description (ocd2 mode 1)

### 1.4.3 Programmer

Single programmer:

ADAM Single Writer II : It programs MCU device directly and be supplied high voltage over 19V.



Figure 1-3 Single Programmer

PGMplusLC Writer:

On Board Programming with PGMplusLC Writer available at MC97F1316S main chip only, not available at OCD chip.




Figure 1-4 PGMplusLC Writer

E-PGM+ Writer:



Figure 1-5 E-PGM+ Writer

### 1.4.4 ISP Interface guide




Figure 1-6 ISP Interface

Note)

1. If other signals affect the communication in ISP mode, disconnect them with pins(DSDA/DSCL) by using jumper or switch. VPP is 16.75V.
2. The 200 Ω resistor must be located in a target B/D. Without it, the MCU could be damaged by high-voltage.
3. The Single Writer, power of 19V or more is required.

## 2. Block Diagram




Figure 2-1 MC97F1316S Block Diagram

### 3. Pin Assignment

|                                 |    |    |                         |
|---------------------------------|----|----|-------------------------|
| VDD                             | 1  | 32 | VSS                     |
| (DSDAT) DSDA/TX/SO/EC0/AIN0/P00 | 2  | 31 | P21/AIN14               |
| (DSCK) DSCL/XCK/SCK/AIN1/P01    | 3  | 30 | P20/AIN13               |
| (Vpp) RESETB/RX/SI/INT0/P02     | 4  | 29 | P17/AIN12/DSDA1         |
| FND/P34                         | 5  | 28 | P33/FND                 |
| FND/P35                         | 6  | 27 | P32/FND                 |
| FND/P36                         | 7  | 26 | P31/FND                 |
| FND/P37                         | 8  | 25 | P30/FND                 |
| USS/SS/AIN2/P03                 | 9  | 24 | P16/AIN11/PWM1          |
| AIN3/P04                        | 10 | 23 | P15/AIN10/PWM0          |
| PWM2/AIN4/P05                   | 11 | 22 | P14/AIN9/DSCL1          |
| PWM3/INT2/AIN5/P06              | 12 | 21 | P13/AIN8/Avref/INT1/EC1 |
| AIN6/P07                        | 13 | 20 | P12                     |
| AIN7/P10                        | 14 | 19 | P11                     |
| P22                             | 15 | 18 | P25                     |
| P23                             | 16 | 17 | P24                     |

|                                 |    |    |                         |
|---------------------------------|----|----|-------------------------|
| VDD                             | 1  | 28 | VSS                     |
| (DSDAT) DSDA/TX/SO/EC0/AIN0/P00 | 2  | 27 | P21/AIN14               |
| (DSCK) DSCL/XCK/SCK/AIN1/P01    | 3  | 26 | P20/AIN13               |
| (Vpp) RESETB/RX/SI/INT0/P02     | 4  | 25 | P17/AIN12/DSDA1         |
| FND/P34                         | 5  | 24 | P33/FND                 |
| FND/P35                         | 6  | 23 | P32/FND                 |
| FND/P36                         | 7  | 22 | P31/FND                 |
| FND/P37                         | 8  | 21 | P30/FND                 |
| USS/SS/AIN2/P03                 | 9  | 20 | P16/AIN11/PWM1          |
| AIN3/P04                        | 10 | 19 | P15/AIN10/PWM0          |
| PWM2/AIN4/P05                   | 11 | 18 | P14/AIN9/DSCL1          |
| PWM3/INT2/AIN5/P06              | 12 | 17 | P13/AIN8/Avref/INT1/EC1 |
| AIN6/P07                        | 13 | 16 | P12                     |
| AIN7/P10                        | 14 | 15 | P11                     |



|   |    |    |                         |
|---|----|----|-------------------------|
| VDD                                     | 1  | 20 | VSS                     |
| <b>(DSDAT) DSDA</b> /TX/SO/EC0/AIN0/P00 | 2  | 19 | P21/AIN14               |
| <b>(DSCK) DSCL</b> /XCK/SCK/AIN1/P01    | 3  | 18 | P20/AIN13               |
| <b>(Vpp) RESETB</b> /RX/SI/INT0/P02     | 4  | 17 | P17/AIN12/ <b>DSDA1</b> |
| USS/SS/AIN2/P03                         | 5  | 16 | P16/AIN11/PWM1          |
| AIN3/P04                                | 6  | 15 | P15/AIN10/PWM0          |
| PWM2/AIN4/P05                           | 7  | 14 | P14/AIN9/ <b>DSCL1</b>  |
| PWM3/INT2/AIN5/P06                      | 8  | 13 | P13/AIN8/AVref/INT1/EC1 |
| AIN6/P07                                | 9  | 12 | P12                     |
| AIN7/P10                                | 10 | 11 | P11                     |

|   |    |    |                         |
|---|----|----|-------------------------|
| VDD                                     | 1  | 20 | VSS                     |
| <b>(DSDAT) DSDA</b> /TX/SO/EC0/AIN0/P00 | 2  | 19 | P21/AIN14               |
| <b>(DSCK) DSCL</b> /XCK/SCK/AIN1/P01    | 3  | 18 | P20/AIN13               |
| <b>(Vpp) RESETB</b> /RX/SI/INT0/P02     | 4  | 17 | P17/AIN12/ <b>DSDA1</b> |
| <b>FND</b> /P36                         | 5  | 16 | P33/ <b>FND</b>         |
| <b>FND</b> /P37                         | 6  | 15 | P32/ <b>FND</b>         |
| PWM2/AIN4/P05                           | 7  | 14 | P16/AIN11/PWM1          |
| PWM3/INT2/AIN5/P06                      | 8  | 13 | P15/AIN10/PWM0          |
| AIN6/P07                                | 9  | 12 | P14/AIN9/ <b>DSCL1</b>  |
| AIN7/P10                                | 10 | 11 | P13/AIN8/AVref/INT1/EC1 |

**DSDAT, DSCK, Vpp** -> **ISP**  
**DSDA, DSCL** -> **OCD2 mode**  
**DSDA1, DSCL1** -> **OCD2 mode1**

\* OCD2 mode pins are for MC97F1316OCD only  
 \* FND drive port P30~P37

\* MC97F1215SD has four high current port.  
 And Secondary functions of P03 and P04 are not available(USS, SS, AIN2, AIN3).

Note)

When using 28-pin, 20-pin, products, floating port should be set to input pull-up or output state in order to prevent current consumption.

### 4. Package Diagram




Figure 4-1 32 pin SOP package




Figure 4-2 28 pin SOP package




Figure 4-3 28 pin SKDIP package




Figure 4-4 20 pin SOP package

## 5. Pin Description

Table 5-1 Normal Pin description

| PIN Name | I/O | Function   | @RESET | Shared with                     |
|----------|-----|--|--------|---------------------------------|
| P00      | I/O | Port P0<br>8-Bit I/O Port<br>Can be set in input or output mode in 1-bit units<br>Internal pull-up register can be used via software when this port is used as input port<br>Open Drain enable register can be used via software when this port is used as output port (P02 OpenDrain output only)                         | Input  | AIN0 / EC0 / SO / TX / (DSDA)   |
| P01      |     |  |        | AIN1 / SCK / XCK / (DSCL)       |
| P02      |     |  |        | INT0 / SI / RX / RESETB / (Vpp) |
| P03      |     |  |        | AIN2 / SS / USS                 |
| P04      |     |  |        | AIN3                            |
| P05      |     |  |        | AIN4 / PWM2                     |
| P06      |     |  |        | AIN5 / INT2 / PWM3              |
| P07      |     |  |        | AIN6                            |
| P10      | I/O | Port P1<br>8-Bit I/O Port<br>Can be set in input or output mode in 1-bit units<br>Internal pull-up register can be used via software when this port is used as input port<br>Open Drain enable register can be used via software when this port is used as output port   | Input  | AIN7                            |
| P11      |     |  |        | -                               |
| P12      |     |  |        | -                               |
| P13      |     |  |        | AIN8 / AVerf / INT1 / EC1       |
| P14      |     |  |        | AIN9 / (DSCL1)                  |
| P15      |     |  |        | AIN10 / PWM0                    |
| P16      |     |  |        | AIN11 / PWM1                    |
| P17      |     |  |        | AIN12 / (DSDA1)                 |
| P20      | I/O | Port P2<br>6bit I/O Port<br>Can be set in input or output mode in 1-bit units<br>Internal pull-up register can be used via software when this port is used as input port<br>Open Drain enable register can be used via software when this port is used as output port  | Input  | AIN13                           |
| P21      |     |  |        | AIN14                           |
| P22      |     |  |        | -                               |
| P23      |     |  |        | -                               |
| P24      |     |  |        | -                               |
| P25      |     |  |        | -                               |
| P30      | I/O | Port P3<br>8Bit I/O Port<br>Can be set in input or output mode in 1-bit units<br>Internal pull-up register can be used via software when this port is used as input port<br>Open Drain enable register can be used via software when this port is used as output port<br>Can be set in input or output mode in 1-bit units | Input  | -                               |
| P31      |     |  |        | -                               |
| P32      |     |  |        | -                               |
| P33      |     |  |        | -                               |
| P34      |     |  |        | -                               |
| P35      |     |  |        | -                               |
| P36      |     |  |        | -                               |
| P37      |     |  |        | -                               |

## 6. Port Structures

### 6.1 General Purpose I/O Port




Figure 6-1 General Purpose I/O Port

## 6.2 Second Function I/O Port




Figure 6-2 Second Function I/O Port

### 6.3 Analog Input I/O Port




Figure 6-3 Analog Input I/O Port

### 6.4 Reset I/O Port




Figure 6-4 Reset I/O Port



## 7. Electrical Characteristics

### 7.1 Absolute Maximum Ratings

Table 7-1 Absolute Maximum Ratings

| Parameter           | Symbol                  | Rating       | Unit |
|---------------------|-------------------------|--------------|------|
| Supply Voltage      | VDD                     | -0.3~+6.5    | V    |
|                     | VSS                     | -0.3~+0.3    | V    |
| Normal Voltage Pin  | VI                      | -0.3~VDD+0.3 | V    |
|                     | VO                      | -0.3~VDD+0.3 | V    |
|                     | IOH                     | 20           | mA   |
|                     | $\Sigma$ IOH            | 160          | mA   |
|                     | IOL                     | 40           | mA   |
|                     | $\Sigma$ IOL            | 320          | mA   |
|                     | Total Power Dissipation | PT           | 600  |
| Storage Temperature | TSTG                    | -45~+125     | °C   |

Note) Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### 7.2 Recommended Operating Conditions

Table 7-2 Recommended Operation Conditions

| Parameter             | Symbol | Condition                      | MIN   | TYP | MAX   | Unit |
|-----------------------|--------|--------------------------------|-------|-----|-------|------|
| Supply Voltage        | VDD    | $f_{IRC}=0.4\sim 16\text{MHz}$ | 2.2   | -   | 5.5   | V    |
| Operating Temperature | TOPR   | -                              | -40   | -   | 85    | °C   |
|                       |        | Internal RC-OSC                | 15.68 | 16  | 16.32 | MHz  |
|                       |        | Internal WDT-OSC               | 32    | 64  | 96    | kHz  |

### 7.3 A/D CONVERTER CHARACTERISTICS

( $T_A = -40\text{ }^{\circ}\text{C}$  to  $+85\text{ }^{\circ}\text{C}$ ,  $V_{DD} = 2.7 - 5.5\text{V}$ ,  $V_{SS}=0\text{V}$ )

| Parameter                    | Symbol | Conditions                    | Min                 | Typ | Max   | Units |    |
|------------------------------|--------|-------------------------------|---------------------|-----|-------|-------|----|
| Resolution                   | -      | -                             | -                   | 12  | -     | bit   |    |
| Integral Linear Error        | INL    | AVREF=2.7V – 5.5V,<br>fx=8MHz | -                   | -   | ±4    | LSB   |    |
| Differential Linearity Error | DLE    |                               | -                   | -   | ±1    |       |    |
| Zero Offset Error            | ZOE    |                               | -3                  | -   | +7    |       |    |
| Full Scale Error             | FSE    |                               | -                   | -   | ±3    |       |    |
| Conversion Time              | tCON   | 12bit resolution, fx=8MHz     | 20                  | -   | -     | us    |    |
| Analog Input Voltage         | VAN    | -                             | VSS                 | -   | AVREF | V     |    |
| Analog Reference Voltage     | AVREF  | -                             | 2.7 <sup>NOTE</sup> | -   | VDD   |       |    |
| VDD18                        | -      | -                             | -                   | 1.8 | -     | V     |    |
| A/DC Input Leakage Current   | IAN    | -                             | -                   | -   | 2     | uA    |    |
| ADC Current                  | IADC   | Enable                        | VDD=5.12V           | -   | 1     | 2     | mA |
|                              |        | Disable                       |                     | -   | -     | 0.1   | uA |

- Notes:
1. Zero offset error is the difference between 000000000000 and the converted output for zero input voltage (VSS);
  2. Full scale error is the difference between 111111111111 and the converted output for full-scale input voltage (VDD).
  3. ADC zero offset value(-3 LSB ~ 7 LSB) is addressed at 4007h of option memory.
  4. Under 2.7V, the ADC resolution decrease.

### 7.4 Voltage Dropout Converter Characteristics

Table 7-3 Voltage Dropout Converter Characteristics

| Parameter             | Symbol | Condition   | MIN  | TYP | MAX  | Unit |
|-----------------------|--------|-------------|------|-----|------|------|
| Operating Voltage     |        | -           | 2.2  | -   | 5.5  | V    |
| Operating Temperature |        | -           | -40  | -   | +85  | °C   |
| Regulation Voltage    |        | -           | 1.62 | 1.8 | 1.98 | V    |
| Current Drivability   |        | -           | -    | 20  | -    | mA   |
| Operating Current     | IDD1   | RUN/IDLE    | -    | 0.5 | -    | mA   |
|                       | TRAN   | STOP to RUN | -    | 200 | -    | us   |
|                       |        | STOP1       | -    | 0.5 | -    | uA   |
|                       |        | STOP2       | -    | 0.5 | -    | uA   |

Note) -STOP1: WDTRC running - STOP2: WDTRC disable

### 7.5 Power-On Reset Characteristics

Table 7-4 Power-On Reset Characteristics

| Parameter             | Symbol | Condition | MIN | TYP | MAX | Unit |
|-----------------------|--------|-----------|-----|-----|-----|------|
| Operating Voltage     |        | -         | VSS | -   | 5.5 | V    |
| Operating Temperature |        | -         | -40 | -   | +85 | °C   |
| RESET Release Level   |        | -         | 1.2 | 1.4 | 1.6 | V    |
| Operating Current     | IDD    | -         | -   | 0.1 | -   | uA   |

## 7.6 Brown Out Detector Characteristics

**Table 7-5 Brown Out Detector Characteristics**

| Parameter             | Symbol | Condition | MIN  | TYP  | MAX  | Unit |
|-----------------------|--------|-----------|------|------|------|------|
| Operating Voltage     |        | -         | VSS  | -    | 5.5  | V    |
| Operating Temperature |        | -         | -40  | -    | +85  | °C   |
| Detection Level       | 4.15   | -         | 3.95 | 4.15 | 4.35 | V    |
|                       | 3.65   | -         | 3.45 | 3.65 | 3.85 | V    |
|                       | 3.15   | -         | 2.95 | 3.15 | 3.35 | V    |
|                       | 2.65   | -         | 2.45 | 2.65 | 2.85 | V    |
|                       | 2.45   |           | 2.25 | 2.45 | 2.65 | V    |
|                       | 2.15   |           | 1.95 | 2.15 | 2.35 | V    |
| Hysteresis            |        | -         | -    | 50   | -    | mV   |
| Operating Current     | IDD    | -         | -    | -    | 50   | uA   |

## 7.7 Internal RC Oscillator Characteristics

**Table 7-6 Internal RC Oscillator Characteristics**

| Parameter             | Symbol | Condition   | MIN   | TYP | MAX   | Unit |
|-----------------------|--------|-------------|-------|-----|-------|------|
| Operating Voltage     |        | -           | 2.2   | -   | 5.5   | V    |
| Operating Temperature |        | -           | -40   | -   | +85   | °C   |
| Frequency             |        | 25°C        | 15.84 | 16  | 16.16 | MHz  |
|                       |        | -20°C~+70°C | 15.68 | 16  | 16.32 | MHz  |
|                       |        | -40°C~+85°C | 15.52 | 16  | 16.48 | MHz  |
| Stabilization Time    |        | -           | -     | 1   | -     | ms   |
| Operating Current     | IDD    | -           | -     | 400 | -     | uA   |

## 7.8 Internal WDT Oscillator Characteristics

**Table 7-7 Ring-Oscillator Characteristics**

| Parameter             | Symbol | Condition | MIN | TYP | MAX | Unit |
|-----------------------|--------|-----------|-----|-----|-----|------|
| Operating Voltage     |        | -         | 2.2 | -   | 5.5 | V    |
| Operating Temperature |        | -         | -40 | -   | +85 | °C   |
| Frequency             |        | -         | 32  | 64  | 96  | kHz  |
| Stabilization Time    |        | -         | -   | 1   | -   | ms   |
| Operating Current     | IDD    | -         | -   | 5   | -   | uA   |

## 7.9 DC Characteristics

**Table 7-8 DC Characteristics**

 (VDD =5.5V, VSS =0V, f<sub>IRC</sub>=8.0MHz, TA=-40~+85°C)

| Parameter                  | Symbol | Condition                             | MIN     | TYP | MAX    | Unit |
|----------------------------|--------|---------------------------------------|---------|-----|--------|------|
| Input Low Voltage          | VIL    | P0, P1, P2, P3                        | 0       | -   | 0.2VDD | V    |
| Input High Voltage         | VIH    | P0, P1, P2, P3                        | 0.8VDD  | -   | VDD    | V    |
| Output Low Voltage         | VOL    | ALL I/O (IOL=40mA)                    | -       | -   | 1      | V    |
|                            | VOL1   | P3 Port (IOL=160mA)                   | -       | -   | 1.5    | V    |
| Output High Voltage        | VOH5   | ALL I/O (IOH=-20mA) @ VDD=5V          | VDD-1.5 | -   | -      | V    |
|                            | VOH3   | ALL I/O (IOH=-10mA) @ VDD=3.3V        | VDD-1.5 | -   | -      | V    |
| Input High Leakage Current | IIH    | ALL PAD                               | -1      | -   | 1      | uA   |
| Input Low Leakage Current  | IIL    | ALL PAD                               | -1      | -   | 1      | uA   |
| Pull-Up Resister           | RPU    | ALL PAD                               | 25      | 50  | 75     | kΩ   |
| Power Supply Current       | IDD    | Run Mode, f <sub>IRC</sub> =8MHz @5V  | -       | 3   | 5      | mA   |
|                            | IIDLE  | Idle Mode, f <sub>IRC</sub> =8MHz @5V | -       | 2   | 5      | mA   |
|                            | ISTOP1 | STOP1 Mode, WDTRC Enable @5V          | -       | 10  | -      | uA   |
|                            | ISTOP2 | STOP2 Mode, WDTRC Disable @5V         | -       | 5   | -      | uA   |
|                            |        |                                       |         |     |        |      |


Note) STOP1: WDT only running, STOP2: All function disable.

### 7.10 AC Characteristics

**Table 7-9 AC Characteristics**

(VDD=5.0V±10%, VSS=0V, TA=-40~+85°C)

| Parameter                                     | Symbol    | PIN       | MIN  | TYP | MAX    | Unit |
|---|-----------|-----------|------|-----|--------|------|
| Operating Frequency                           | fMCP      |           | 0.25 | -   | 16     | MHz  |
| System Clock Cycle Time                       | tSYS      | -         | 4000 | -   | 62.5   | ns   |
| Oscillation Stabilization Time (8MHz)         | tMST1     |           |      |     | 1      | ms   |
| External Clock "H" or "L" Pulse Width         | tCPW      |           | -    | -   | tSYS/2 | ns   |
| External Clock Transition Time                | tRCP,tFCP |           | -    | -   | 10     | ns   |
| External Interrupt Input Width                | tIW       | INT0~INTx | 2    | -   | -      | tSYS |
| External Interrupt Transition Time            | tFI,tRI   | INT0~INTx |      |     | 1      | us   |
| nRESET Input Pulse "L" Width                  | tRST      | nRESET    | 8    | -   | -      | us   |
| External Counter Input "H" or "L" Pulse Width | tECW      | EC0~ECx   | 2    | -   | -      | tSYS |
| Event Counter Transition Time                 | tREC,tFEC | EC0~ECx   | -    | -   | 20     | ns   |



**Figure 7-1 AC Timing**

### 7.11 SPI Characteristics

Table 7-10 SPI Characteristics

(VDD=5.0V±10%, VSS=0V, TA=-40~+85°C)

| Parameter                           | Symbol       | PIN    | MIN      | TYP            | MAX | Unit |
|-------------------------------------|--------------|--------|----------|----------------|-----|------|
| Output Clock Pulse Period           | tSCK         | SCK    | -        | SPI clock mode | -   | ns   |
| Input Clock Pulse Period            | tSCK         | SCK    | 2 • tSYS | -              | -   | ns   |
| Input Clock "H" or "L" Pulse Width  | tSCKL, tSCKH | SCK    |          | 50% duty       | -   | ns   |
| Input Clock Pulse Transition Time   | tFSCK, tRSCK | SCK    | -        | -              | 30  | ns   |
| Output Clock "H" or "L" Pulse Width | tSCKL, tSCKH | SCK    | tSYS-30  | -              | -   | ns   |
| Output Clock Pulse Transition Time  | tFSCK, tRSCK | SCK    | -        | -              | 30  | ns   |
| First Output Clock Delays Time      | tFOD         | OUTPUT |          |                |     |      |
| Output Clock Delay Time             | tDS          | OUTPUT | -        | -              | 100 | ns   |
| Input Pulse Transition Time         | tFSIN, tRSIN | INPUT  | -        | -              | 30  | ns   |
| Input Setup Time                    | tDIS         | INPUT  | 100      |                | -   | ns   |
| Input Hold Time                     | tDIH         | INPUT  | tSYS+70  |                | -   | ns   |




Figure 7-2 SPI Timing

## 7.12 Typical Characteristics

These graphs and tables provided in this section are for design guidance only and are not tested or guaranteed. In some graphs or tables the data presented are outside specified operating range (e.g. outside specified VDD range). This is for information only and devices are guaranteed to operate properly only within the specified range.

The data presented in this section is a statistical summary of data collected on units from different lots over a period of time. "Typical" represents the mean of the distribution while "max" or "min" represents (mean + 3 $\sigma$ ) and (mean - 3 $\sigma$ ) respectively where  $\sigma$  is standard deviation.




Figure 7-3 Output High Voltage (VOH)




Figure 7-4 Output Low Voltage (VOL)




Figure 7-5 Output Low Voltage1 (VOL1)



## 8. Memory

The MC97F1316S addresses two separate address memory stores: Program memory and Data memory. The logical separation of Program and Data memory allows Data memory to be accessed by 8-bit addresses, which can be more quickly stored and manipulated by 8-bit CPU.


Program memory can only be read, not written to providing up to 16Kbytes of Program memory on-chip. Data memory can be read and written to up to 256bytes internal memory (IRAM) including the stack area and 128bytes of XRAM.

### 8.1 Program Memory

A 16-bit program counter is capable of addressing up to 64Kbytes for one bank of memory space, but this device has 16Kbytes program memory space.

Figure 8-1 shows a map of program memory. After reset, the CPU begins execution from location 0000H. Each interrupt is assigned a fixed location in program memory. The interrupt causes the CPU to jump to that location, where it commences execution of the service routine.

External interrupt 0, for example, is assigned to location 0003H. If external interrupt 0 is going to be used, its service routine must begin at location 0003H. If the interrupt is not going to be used, its service location is available as general purpose program memory. If an interrupt service routine is short enough (as is often the case in control applications), it can reside entirely within that 8 byte interval. Longer service routines can use a jump instruction to skip over subsequent interrupt locations, if other interrupts are in use.



**Figure 8-1 Program Memory**

- User Function Mode: 16Kbytes Program Memory Area included Interrupt Vector Region
- Non-volatile and reprogramming memory: FLASH memory based on EEPROM cell

## 8.2 Data Memory

Figure 8-2 shows the external and internal Data memory space available.




Figure 8-2 Data Memory map

There are 128bytes external memory space. Only indirect addressing can access the external data memory by using movx instruction.

The internal memory space is divided into three blocks, which are generally referred to as the lower 128, upper 128, and SFR space.

Internal Data memory addresses are always one byte wide, which implies an address space of only 256bytes. However, the addressing modes for internal RAM can in fact accommodate 384bytes, using a simple trick. Direct addresses higher than 7FH access one memory space and indirect addresses higher than 7FH access a different memory space. Thus Figure 8-2 shows the upper 128 and SFR space occupying the same block of addresses, 80H through FFH, although they are physically separate entities.

The lower 128bytes of RAM are present in all 8051 devices as mapped in Figure 8-3. The lowest 32bytes are grouped into 4 banks of 8 registers. Program instructions call out these registers as R0 through R7. Two bits in the Program Status Word select which register bank is in use. This allows more efficient use of code space, since register instructions are shorter than instructions that use direct addressing.

The next 16bytes above the register banks form a block are bit-addressable memory space. The 8051 instruction set includes a wide selection of single-bit instructions, and the 128bits in this area can be directly addressed by these instructions. The bit addresses in this area are 00H through 7FH.

All of the bytes in the lower 128 can be accessed by either direct or indirect addressing. These spaces are used for user RAM and stack pointer. The upper 128bytes RAM can only be accessed by indirect addressing.




Figure 8-3 Low 128 bytes RAM

## 8.3 SFR Map


### 8.3.1 SFR Map Summary

Table 8-1 SFR Map Summary


|            | 0H / 8H | 1H / 9H | 2H / AH | 3H / BH | 4H / CH                | 5H / DH                | 6H / EH          | 7H / FH          |
|------------|---------|---------|---------|---------|------------------------|------------------------|------------------|------------------|
| <b>F8H</b> | -       | -       | UCTRL1  | UCRTL2  | UCTRL3                 | USTAT                  | UBAUD            | UDATA            |
| <b>F0H</b> | B       | -       | -       | -       | -                      | -                      | -                | -                |
| <b>E8H</b> | -       | P3PU    | -       | -       | -                      | -                      | -                | -                |
| <b>E0H</b> | ACC     | P2PU    | P0DB    | P1DB    | P2DB                   | P3DB                   | -                | -                |
| <b>D8H</b> | -       | P1PU    | PSR0    | PSR1    | PSR2                   | PSR3                   | -                | -                |
| <b>D0H</b> | PSW     | P0PU    | SPICR   | SPIDR   | SPISR                  | TMISR                  | -                | -                |
| <b>C8H</b> | -       | P3OD    | T3CR    | T3CR1   | PWM3DRL<br>CDR3L / T3L | PWM3DRH<br>CDR3H / T3H | PWM3PRL<br>T3DRL | PWM3PRH<br>T3DRH |
| <b>C0H</b> | -       | P2OD    | T2CR    | T2CR1   | PWM2DRL<br>CDR2L / T2L | PWM2DRH<br>CDR2H / T2H | PWM2PRL<br>T2DRL | PWM2PRH<br>T2DRH |
| <b>B8H</b> | -       | P1OD    | T1CR    | T1CR1   | PWM1DRL<br>CDR1L / T1L | PWM1DRH<br>CDR1H / T1H | PWM1PRL<br>T1DRL | PWM1PRH<br>T1DRH |
| <b>B0H</b> | -       | P0OD    | T0CR    | T0CR1   | PWM0DRL<br>CDR0L / T0L | PWM0DRH<br>CDR0H / T0H | PWM0PRL<br>T0DRL | PWM0PRH<br>T0DRH |
| <b>A8H</b> | IE      | IE1     | IE2     | -       | -                      | -                      | -                | -                |
| <b>A0H</b> | -       | P3IO    | EO      | EIENAB  | EIFLAG                 | EIEDGE                 | EIPOLA           | EIBOTH           |
| <b>98H</b> | P3      | P2IO    | IP1     | IP1H    | IP2                    | IP2H                   | -                | PCI              |
| <b>90H</b> | P2      | P1IO    | IP      | IPH     | -                      | ADCM                   | ADCM1<br>/ADCRL  | ADCRH            |
| <b>88H</b> | P1      | P0IO    | SCCR    | BCCR    | BITR                   | WDTMR                  | WDTR<br>/WDTCR   | BODR             |
| <b>80H</b> | P0      | SP      | DPL     | DPH     | DPL1                   | DPH1                   | RSFR             | PCON             |

### 8.3.2 Compiler Compatible SFR


#### ACC (Accumulator) : E0H




#### B (B Register) : F0H




#### SP (Stack Pointer) : 81H



#### DPL (Data Pointer Low Byte) : 82H



#### DPH (Data Pointer High Byte) : 83H



**DPL1 (Data Pointer 1 Low Byte) : 84H**

|     |    |    |    |    |    |    |    |
|-----|----|----|----|----|----|----|----|
| 7   | 6  | 5  | 4  | 3  | 2  | 1  | 0  |
| DPL |    |    |    |    |    |    |    |
| RW  | RW | RW | RW | RW | RW | RW | RW |

Initial value : 00H

DPL1                      Data Pointer1 Low Byte

**DPH1 (Data Pointer 1 High Byte) : 85H**

|     |    |    |    |    |    |    |    |
|-----|----|----|----|----|----|----|----|
| 7   | 6  | 5  | 4  | 3  | 2  | 1  | 0  |
| DPH |    |    |    |    |    |    |    |
| RW  | RW | RW | RW | RW | RW | RW | RW |

Initial value : 00H

DPH1                      Data Pointer1 High Byte

**PSW (Program Status Word) : D0H**

|    |    |    |     |     |    |    |    |
|----|----|----|-----|-----|----|----|----|
| 7  | 6  | 5  | 4   | 3   | 2  | 1  | 0  |
| CY | AC | F0 | RS1 | RS0 | OV | F1 | P  |
| RW | RW | RW | RW  | RW  | RW | RW | RW |

Initial value : 00H

CY                      Carry Flag  
 AC                      Auxiliary Carry Flag  
 F0                      General Purpose User-Definable Flag  
 RS1                      Register Bank Select bit 1  
 RS0                      Register Bank Select bit 0  
 OV                      Overflow Flag  
 F1                      User-Definable Flag  
 P                      Parity Flag. Set/cleared by hardware each instruction cycle to indicate an odd/even number of '1' bits in the accumulator

**EO (Extended Operation Register) : A2H**

|   |   |   |         |   |   |   |        |
|---|---|---|---------|---|---|---|--------|
| 7 | 6 | 5 | 4       | 3 | 2 | 1 | 0      |
| - | - | - | TRAP_EN | - | - | - | DPSEL0 |
| R | R | R | RW      | R | R | R | RW     |

Initial value : 00H

TRAP\_EN              Select the instruction  
 0                      Select MOVC @(DPTR++), A  
 1                      Select Software TRAP instruction  
 DPSEL                Select Banked Data Point Register  
 0                      DPTR = {DPH, DPL}  
 1                      DPTR1 = {DPH1, DPL1}

## 9. I/O Ports

### 9.1 I/O Ports

The MC97F1316S has 30 I/O ports (P0 ~ P3). Each port can be easily configured by software as I/O pin, internal pull up and open drain pin to meet various system configurations and design requirements.

**Table 9-1 Register Map**

| Name | Address | Dir | Default | Description                            |
|------|---------|-----|---------|--|
| P0   | 80H     | R/W | 00H     | P0 Data Register                       |
| P0IO | 89H     | R/W | 00H     | P0 Direction Register                  |
| P0PU | D1H     | R/W | 00H     | P0 Pull-up Resistor Selection Register |
| P0OD | B1H     | R/W | 04H     | P0 Open-drain Selection Register       |
| P0DB | E2H     | R/W | 00H     | P0 Debounce Enable Register            |
| P1   | 88H     | R/W | 00H     | P1 Data Register                       |
| P1IO | 91H     | R/W | 00H     | P1 Direction Register                  |
| P1PU | D9H     | R/W | 00H     | P1 Pull-up Resistor Selection Register |
| P1OD | B9H     | R/W | 00H     | P1 Open-drain Selection Register       |
| P1DB | E3H     | R/W | 00H     | P1 Debounce Enable Register            |
| P2   | 90H     | R/W | 00H     | P2 Data Register                       |
| P2IO | 99H     | R/W | 00H     | P2 Direction Register                  |
| P2PU | E1H     | R/W | 00H     | P2 Pull-up Resistor Selection Register |
| P2OD | C1H     | R/W | 00H     | P2 Open-drain Selection Register       |
| P2DB | E4H     | R/W | 00H     | P2 Debounce Enable Register            |
| P3   | 98H     | R/W | 00H     | P3 Data Register                       |
| P3IO | A1H     | R/W | 00H     | P3 Direction Register                  |
| P3PU | E9H     | R/W | 00H     | P3 Pull-up Resistor Selection Register |
| P3OD | C9H     | R/W | 00H     | P3 Open-drain Selection Register       |
| P3DB | E5H     | R/W | 00H     | P3 Debounce Enable Register            |
| PSR0 | DAH     | R/W | 00H     | Port Debounce selection register       |
| PSR1 | DBH     | R/W | 00H     | High Current selection register        |
| PSR2 | DCH     | R/W | 00H     | Digital input port selection register  |
| PSR3 | DDH     | R/W | 00H     | Digital input port selection register  |

#### 9.1.1 Data Register (Px)

Data Register is a bidirectional I/O port. If ports are configured as output ports, data can be written to the corresponding bit of the Px. If ports are configured as input ports, the data can be read from the corresponding bit of the Port Px.

#### 9.1.2 Direction Register (PxIO)

Each I/O pin can independently used as an input or an output through the PxIO register. Bits cleared



in this read/write register will select the corresponding pin in Px to become an input, setting a bit sets the pin to output. All bits are cleared by a system reset.

**9.1.3 Pull-up Resistor Selection Register (PxPU)**

The on-chip pull-up resistor can be connected to them in 1-bit units with a pull-up resistor selection register (PxPU). The pull-up register selection controls the pull-up resistor enable/disable of each port. When the corresponding bit is 1, the pull-up resistor of the pin is enabled. When 0, the pull-up resistor is disabled. All bits are cleared by a system reset.

**9.1.4 Open-drain Selection Register (PxOD)**

The open-drain selection register controls the open-drain enable/disable of each port. Ports become push-pull by a system reset. You should connect an internal resistor or an external resistor in open-drain output mode.

**9.1.5 De-bounce Enable Register (PxDB)**

P0 ~ P3 support de-bounce function. De-bounce time of each port has 1/2/4/8us

**9.1.6 Port Selection Register (PSR0, PSR1, PSR2, PSR3)**

PSR0 : Port debounce selection register can select one of four debounce length of all port.

PSR1 : High Current selection register can select High Current mode of each port.

PSR2 , PSR3 : Digital Input port selection register can select use of port's Digital input or not.

**9.2 PORT P0**

**P0 (P0 Data Register) : 80H**

| 7   | 6   | 5   | 4   | 3   | 2   | 1   | 0   |
|-----|-----|-----|-----|-----|-----|-----|-----|
| P07 | P06 | P05 | P04 | P03 | P02 | P01 | P00 |
| RW  | RW  | RW  | RW  | RW  | RW  | RW  | RW  |

Initial value : 00H

P0[7:0]

I/O Data

**P0IO (P0 Direction Register) 89H**

| 7     | 6     | 5     | 4     | 3     | 2     | 1     | 0     |
|-------|-------|-------|-------|-------|-------|-------|-------|
| P07IO | P06IO | P05IO | P04IO | P03IO | P02IO | P01IO | P00IO |
| R/W   | R/W   | R/W   | R/W   | R/W   | R/W   | R/W   | R/W   |

Initial value : 00H

P0IO[7:0] P0 data I/O direction.  
 0 Input  
 1 Output

**P0PU (P0 Pull-up Resistor Selection Register) : D1H**

| 7     | 6     | 5     | 4     | 3     | 2     | 1     | 0     |
|-------|-------|-------|-------|-------|-------|-------|-------|
| P07PU | P06PU | P05PU | P04PU | P03PU | P02PU | P01PU | P00PU |
| R/W   | R/W   | R/W   | R/W   | R/W   | R/W   | R/W   | R/W   |

Initial value : 00H

P0PU[7:0] Configure pull-up resistor of P0 port  
 0 Disable  
 1 Enable

**P0OD (P0 Open-drain Selection Register) : B1H**

| 7     | 6     | 5     | 4     | 3     | 2   | 1     | 0     |
|-------|-------|-------|-------|-------|-----|-------|-------|
| P07OD | P06OD | P05OD | P04OD | P03OD | 1   | P01OD | P00OD |
| R/W   | R/W   | R/W   | R/W   | R/W   | R/W | R/W   | R/W   |

Initial value : 04H

P0OD[7:0] Configure open-drain of P0 port  
 0 Disable  
 1 Enable

**P0DB (P0 Debounce Enable Register) : E2H**

| 7     | 6     | 5     | 4     | 3     | 2     | 1     | 0     |
|-------|-------|-------|-------|-------|-------|-------|-------|
| P07DB | P06DB | P05DB | P04DB | P03DB | P02DB | P01DB | P00DB |
| R/W   | R/W   | R/W   | R/W   | R/W   | R/W   | R/W   | R/W   |

Initial value : 00H

P0DB[7:0] Configure debounce of P0 port  
 0 Disable  
 1 Enable

### 9.3 PORT P1

#### P1 (P1 Data Register) : 88H

| 7   | 6   | 5   | 4   | 3   | 2   | 1   | 0   |
|-----|-----|-----|-----|-----|-----|-----|-----|
| P17 | P16 | P15 | P14 | P13 | P12 | P11 | P10 |
| RW  | RW  | RW  | RW  | RW  | RW  | RW  | RW  |

Initial value : 00H

P1[7:0] I/O Data

#### P1IO (P1 Direction Register) 91H

| 7     | 6     | 5     | 4     | 3     | 2     | 1     | 0     |
|-------|-------|-------|-------|-------|-------|-------|-------|
| P17IO | P16IO | P15IO | P14IO | P13IO | P12IO | P11IO | P10IO |
| RW    | RW    | RW    | RW    | RW    | RW    | RW    | RW    |

Initial value : 00H

P1IO[7:0] P1 data I/O direction.  
 0 Input  
 1 Output

#### P1PU (P1 Pull-up Resistor Selection Register) : D9H

| 7     | 6     | 5     | 4     | 3     | 2     | 1     | 0     |
|-------|-------|-------|-------|-------|-------|-------|-------|
| P17PU | P16PU | P15PU | P14PU | P13PU | P12PU | P11PU | P10PU |
| RW    | RW    | RW    | RW    | RW    | RW    | RW    | RW    |

Initial value : 00H

P1PU[7:0] Configure pull-up resistor of P1 port  
 0 Disable  
 1 Enable

#### P1OD (P1 Open-drain Selection Register) : B9H

| 7     | 6     | 5     | 4     | 3     | 2     | 1     | 0     |
|-------|-------|-------|-------|-------|-------|-------|-------|
| P17OD | P16OD | P15OD | P14OD | P13OD | P12OD | P11OD | P10OD |
| RW    | RW    | RW    | RW    | RW    | RW    | RW    | RW    |

Initial value : 00H

P1OD[7:0] Configure open-drain of P1 port  
 0 Disable  
 1 Enable

**P1DB (P1 Debounce Enable Register) : E3H**

| 7     | 6     | 5     | 4     | 3     | 2     | 1     | 0     |
|-------|-------|-------|-------|-------|-------|-------|-------|
| P17DB | P16DB | P15DB | P14DB | P13DB | P12DB | P11DB | P10DB |
| RW    | RW    | RW    | RW    | RW    | RW    | RW    | RW    |

Initial value : 00H

P1DB[7:0]      Configure debounce of P1 port  
 0      Disable  
 1      Enable

**9.4 PORT P2****P2 (P2 Data Register) : 90H**

| 7 | 6 | 5   | 4   | 3   | 2   | 1   | 0   |
|---|---|-----|-----|-----|-----|-----|-----|
| - | - | P25 | P24 | P23 | P22 | P21 | P20 |
| - | - | RW  | RW  | RW  | RW  | RW  | RW  |

Initial value : 00H

P2[5:0]      I/O Data

**P2IO (P2 Direction Register) : 99H**

| 7 | 6 | 5     | 4     | 3     | 2     | 1     | 0     |
|---|---|-------|-------|-------|-------|-------|-------|
| - | - | P25IO | P24IO | P23IO | P22IO | P21IO | P20IO |
| - | - | RW    | RW    | RW    | RW    | RW    | RW    |

Initial value : 00H

P2IO[5:0]      P2 data I/O direction.  
 0      Input  
 1      Output

**P2PU (P2 Pull-up Resistor Selection Register) : E1H**

| 7 | 6 | 5     | 4     | 3     | 2     | 1     | 0     |
|---|---|-------|-------|-------|-------|-------|-------|
| - | - | P25PU | P24PU | P23PU | P22PU | P21PU | P20PU |
| - | - | RW    | RW    | RW    | RW    | RW    | RW    |

Initial value : 00H

P2PU[5:0]      Configure pull-up resistor of P2 port  
 0      Disable  
 1      Enable

**P2OD (P2 Open-drain Selection Register) : C1H**

| 7 | 6 | 5     | 4     | 3     | 2     | 1     | 0     |
|---|---|-------|-------|-------|-------|-------|-------|
| - | - | P25OD | P24OD | P23OD | P22OD | P21OD | P20OD |
| - | - | RW    | RW    | RW    | RW    | RW    | RW    |

Initial value : 00H

P2OD[5:0]      Configure open-drain of P2 port  
 0      Disable  
 1      Enable

**P2DB (P2Debounce Enable Register) : E4H**

| 7 | 6 | 5     | 4     | 3     | 2     | 1     | 0     |
|---|---|-------|-------|-------|-------|-------|-------|
| - | - | P25DB | P24DB | P23DB | P22DB | P21DB | P20DB |
| - | - | RW    | RW    | RW    | RW    | RW    | RW    |

Initial value : 00H

P2DB[5:0]      Configure debounce of P2 port  
 0      Disable  
 1      Enable

**9.5 PORT P3**
**P3 (P3 Data Register) : 98H**

| 7   | 6   | 5   | 4   | 3   | 2   | 1   | 0   |
|-----|-----|-----|-----|-----|-----|-----|-----|
| P37 | P36 | P35 | P34 | P33 | P32 | P31 | P30 |
| RW  | RW  | RW  | RW  | RW  | RW  | RW  | RW  |

Initial value : 00H

P3[7:0]      I/O Data

**P3IO (P3 Direction Register) A1H**

| 7     | 6     | 5     | 4     | 3     | 2     | 1     | 0     |
|-------|-------|-------|-------|-------|-------|-------|-------|
| P37IO | P36IO | P35IO | P34IO | P33IO | P32IO | P31IO | P30IO |
| RW    | RW    | RW    | RW    | RW    | RW    | RW    | RW    |

Initial value : 00H

P3IO[7:0]      P3 data I/O direction.  
 0      Input  
 1      Output

**P3PU (P3 Pull-up Resistor Selection Register) : E9H**

| 7     | 6     | 5     | 4     | 3     | 2     | 1     | 0     |
|-------|-------|-------|-------|-------|-------|-------|-------|
| P37PU | P36PU | P35PU | P34PU | P33PU | P32PU | P31PU | P30PU |
| RW    | RW    | RW    | RW    | RW    | RW    | RW    | RW    |

Initial value : 00H

P3PU[7:0]      Configure pull-up resistor of P3 port  
 0      Disable  
 1      Enable

**P3OD (P3 Open-drain Selection Register) : C9H**

| 7     | 6     | 5     | 4     | 3     | 2     | 1     | 0     |
|-------|-------|-------|-------|-------|-------|-------|-------|
| P37OD | P36OD | P35OD | P34OD | P33OD | P32OD | P31OD | P30OD |
| RW    | RW    | RW    | RW    | RW    | RW    | RW    | RW    |

Initial value : 00H

P3OD[7:0]      Configure open-drain of P3 port  
 0      Disable  
 1      Enable

**P3DB (P3 Debounce Enable Register) : E5H**

| 7     | 6     | 5     | 4     | 3     | 2     | 1     | 0     |
|-------|-------|-------|-------|-------|-------|-------|-------|
| P37DB | P36DB | P35DB | P34DB | P33DB | P32DB | P31DB | P30DB |
| RW    | RW    | RW    | RW    | RW    | RW    | RW    | RW    |

Initial value : 00H

P3DB[7:0]      Configure debounce of P3 port  
 0      Disable  
 1      Enable

### 9.6 PORT SELECT REGISTER PSR0~3

**PSR0 (Port Debounce selection register) : DAH**

| 7 | 6 | 5 | 4 | 3     | 2     | 1     | 0     |
|---|---|---|---|-------|-------|-------|-------|
| - | - | - | - | PSR03 | PSR02 | PSR01 | PSR00 |
| - | - | - | - | RW    | RW    | RW    | RW    |

Initial value : 00H

PSR0[3:2] External Reset Debounce selection register

0 0 8us

0 1 16us

1 0 32us

1 1 64us

PSR0[1:0] Port Debounce selection register

0 0 1us

0 1 2us

1 0 4us

1 1 8us

**PSR1 (High Current selection register) : DBH**

| 7     | 6     | 5     | 4     | 3     | 2     | 1     | 0     |
|-------|-------|-------|-------|-------|-------|-------|-------|
| PSR17 | PSR16 | PSR15 | PSR14 | PSR13 | PSR12 | PSR11 | PSR10 |
| RW    | RW    | RW    | RW    | RW    | RW    | RW    | RW    |

Initial value : 00H

|       |                                       |
|-------|---------------------------------------|
| PSR10 | P3[0] High Current selection register |
| 0     | 40mA                                  |
| 1     | 160mA                                 |
| PSR11 | P3[1] High Current selection register |
| 0     | 40mA                                  |
| 1     | 160mA                                 |
| PSR12 | P3[2] High Current selection register |
| 0     | 40mA                                  |
| 1     | 160mA                                 |
| PSR13 | P3[3] High Current selection register |
| 0     | 40mA                                  |
| 1     | 160mA                                 |
| PSR14 | P3[4] High Current selection register |
| 0     | 40mA                                  |
| 1     | 160mA                                 |
| PSR15 | P3[5] High Current selection register |
| 0     | 40mA                                  |
| 1     | 160mA                                 |
| PSR16 | P3[6] High Current selection register |
| 0     | 40mA                                  |
| 1     | 160mA                                 |
| PSR17 | P3[7] High Current selection register |
| 0     | 40mA                                  |
| 1     | 160mA                                 |



**PSR2 (Digital input port selection register) : DCH**

| 7     | 6     | 5     | 4     | 3     | 2     | 1     | 0     |
|-------|-------|-------|-------|-------|-------|-------|-------|
| PSR27 | PSR26 | PSR25 | PSR24 | PSR23 | PSR22 | PSR21 | PSR20 |
| R/W   | R/W   | R/W   | R/W   | R/W   | R/W   | R/W   | R/W   |

Initial value : 00H

It is recommended to set this register when using port as Analog input such as ADC input.

|       |  |
|-------|--|
| PSR20 | P0[0] Digital Input selection register |
| 0     | P0[0] digital input (default)          |
| 1     | P0[0] AIN[0] input                     |
| PSR21 | P0[1] Digital Input selection register |
| 0     | P0[1] digital input (default)          |
| 1     | P0[1] AIN[1] input                     |
| PSR22 | P0[3] Digital Input selection register |
| 0     | P0[3] digital input (default)          |
| 1     | P0[3] AIN[2] input                     |
| PSR23 | P0[4] Digital Input selection register |
| 0     | P0[4] digital input (default)          |
| 1     | P0[4] AIN[3] input                     |
| PSR24 | P0[5] Digital Input selection register |
| 0     | P0[5] digital input (default)          |
| 1     | P0[5] AIN[4] input                     |
| PSR25 | P0[6] Digital Input selection register |
| 0     | P0[6] digital input (default)          |
| 1     | P0[6] AIN[5] input                     |
| PSR26 | P0[7] Digital Input selection register |
| 0     | P0[7] digital input (default)          |
| 1     | P0[7] AIN[6] input                     |
| PSR27 | P1[0] Digital Input selection register |
| 0     | P1[0] digital input (default)          |
| 1     | P1[0] AIN[7] input                     |

**PSR3 (Digital input port selection register) : DDH**

| 7 | 6     | 5     | 4     | 3     | 2     | 1     | 0     |
|---|-------|-------|-------|-------|-------|-------|-------|
| - | PSR36 | PSR35 | PSR34 | PSR33 | PSR32 | PSR31 | PSR30 |
| - | RW    | RW    | RW    | RW    | RW    | RW    | RW    |

Initial value : 00H

It is recommended to set this register when using port as Analog input such as ADC input.

|       |  |                               |
|-------|--|-------------------------------|
| PSR30 | P1[3] Digital Input selection register |                               |
|       | 0                                      | P1[3] digital input (default) |
|       | 1                                      | P1[3] AIN[8] input            |
| PSR31 | P1[4] Digital Input selection register |                               |
|       | 0                                      | P1[4] digital input (default) |
|       | 1                                      | P1[4] AIN[9] input            |
| PSR32 | P1[5] Digital Input selection register |                               |
|       | 0                                      | P1[5] digital input (default) |
|       | 1                                      | P1[5] AIN[10] input           |
| PSR33 | P1[6] Digital Input selection register |                               |
|       | 0                                      | P1[6] digital input (default) |
|       | 1                                      | P1[6] AIN[11] input           |
| PSR34 | P1[7] Digital Input selection register |                               |
|       | 0                                      | P1[7] digital input (default) |
|       | 1                                      | P1[7] AIN[12] input           |
| PSR35 | P2[0] Digital Input selection register |                               |
|       | 0                                      | P2[0] digital input (default) |
|       | 1                                      | P2[0] AIN[13] input           |
| PSR36 | P2[1] Digital Input selection register |                               |
|       | 0                                      | P2[1] digital input (default) |
|       | 1                                      | P2[1] AIN[14] input           |

## 10. Interrupt Controller

### 10.1 Overview

The MC97F1316S supports up to 16 interrupt sources. The interrupts have separate enable register bits associated with them, allowing software control. They can also have four levels of priority assigned to them. The interrupt controller has following features:

- receive the request from 15 interrupt source
- 4 priority levels
- Multi Interrupt possibility
- If the requests of different priority are received simultaneously, the request of higher priority is serviced first and then lower priority is serviced.
- Each interrupt source can be controlled by EA bit and each IEx bit
- Interrupt latency: 5-8 machine cycles in single interrupt system

The maskable interrupts are enabled through three pair of interrupt enable registers (IE, IE1, IE2). Bits of IE, IE1, IE2 register each individually enable/disable a particular interrupt source. Overall control is provided by EA (bit 7 of IE). When EA is set to '0', all interrupts are disabled: when EA is set to '1', interrupts are individually enabled or disabled through the other bits of the interrupt enable registers. The MC97F1316S supports a 4-level priority scheme. Each maskable interrupt is individually assigned to one of four priority levels by writing to IPx or IPHx.

Figure 10-1 shows the Interrupt Priority Level. Priority can be sets by writing to two bits of IPx and IPxH register. Each bit of IPx , IPxH corresponds to each interrupt decides one of 4 priority levels of each interrupt. High level interrupt priority always has higher priority than low level interrupt. And Lower number interrupt has higher priority than higher number interrupt in the same level.




Figure 10-1 Interrupt Priority Level

## 10.2 External Interrupt

The external interrupt on INT0, INT1, INT2 pins receive various interrupt request depending on the edge selection register EIEDGE (External Interrupt Edge register) and EIPOLA (External Interrupt Polarity register) as shown in Figure 10-2. Also each external interrupt source has control setting bits. The EIFLAG (External interrupt flag register) register provides the status of external interrupts.




Figure 10-2 External Interrupt Description

10.3 Block Diagram




Figure 10-3 Block Diagram of Interrupt

## 10.4 Interrupt Vector Table

The interrupt controller supports 16 interrupt sources as shown in the Table 10-1 below. When interrupt becomes service, long call instruction (LCALL) is executed in the vector address. Interrupt request 16 has a decided priority order.

**Table 10-1 Interrupt Vector Address Table**

| Interrupt Source     | Symbol | Interrupt Enable Bit | Priority | Mask         | Vector Address |
|----------------------|--------|----------------------|----------|--------------|----------------|
| Hardware Reset       | RESETB | 0                    | 0        | Non-Maskable | 0000H          |
| External Interrupt 0 | INT0   | IE.0                 | 1        | Maskable     | 0003H          |
| External Interrupt 1 | INT1   | IE.1                 | 2        | Maskable     | 000BH          |
| External Interrupt 2 | INT2   | IE.2                 | 3        | Maskable     | 0013H          |
| PCI                  | INT3   | IE.3                 | 4        | Maskable     | 001BH          |
| SPI                  | INT4   | IE.4                 | 5        | Maskable     | 0023H          |
| RXD                  | INT5   | IE.5                 | 6        | Maskable     | 002BH          |
| TXD                  | INT6   | IE1.0                | 7        | Maskable     | 0033H          |
| T0                   | INT7   | IE1.1                | 8        | Maskable     | 003BH          |
| T1                   | INT8   | IE1.2                | 9        | Maskable     | 0043H          |
| T2                   | INT9   | IE1.3                | 10       | Maskable     | 004BH          |
| T3                   | INT10  | IE1.4                | 11       | Maskable     | 0053H          |
| ADC                  | INT11  | IE1.5                | 12       | Maskable     | 005BH          |
| WDT                  | INT12  | IE2.0                | 13       | Maskable     | 0063H          |
| BIT                  | INT13  | IE2.1                | 14       | Maskable     | 006BH          |
| BOD                  | INT14  | IE2.2                | 15       | Maskable     | 0073H          |
| Reserved             | INT15  | IE2.3                | 16       | Maskable     | 007BH          |
| Reserved             | INT16  | IE2.4                | 17       | Maskable     | 0083H          |
| Reserved             | INT17  | IE2.5                | 18       | Maskable     | 008BH          |

For mask-able interrupt execution, first EA bit must set '1' and specific interrupt source must set '1' by writing a '1' to associated bit in the IEx. If interrupt request is received, specific interrupt request flag set '1'. And it remains '1' until CPU accepts interrupt. After that, interrupt request flag will be cleared automatically.

### 10.5 Interrupt Sequence

An interrupt request is held until the interrupt is accepted or the interrupt latch is cleared to '0' by a reset or an instruction. Interrupt acceptance always generates at last cycle of the instruction. So instead of fetching the current instruction, CPU executes internally LCALL instruction and saves the PC stack. For the interrupt service routine, the interrupt controller gives the address of LJMP instruction to CPU. After finishing the current instruction, at the next instruction to go interrupt service routine needs 5~8 machine cycle and the interrupt service task is terminated upon execution of an interrupt return instruction [RETI]. After generating interrupt, to go to interrupt service routine, the following process is progressed





Figure 10-4 Interrupt Vector Address Table

## 10.6 Effective Timing after Controlling Interrupt bit



**Figure 10-5 Interrupt Enable Register effective Timing**



### 10.7 Multi Interrupt

If two requests of different priority are received simultaneously, the request of higher priority is serviced first and then lower priority is serviced. If requests of the interrupt are received at the same time simultaneously, an interrupt polling sequence determines by hardware which request is serviced.

However, multiple processing through software for special features is possible.




Figure 10-6 Execution of Multi Interrupt

Following example is shown to service INT0 routine during INT1 routine in Figure 10-6. In this example, INT0 interrupt level is higher than INT1 interrupt level. If some interrupt level is not higher than INT1 level, it can't service its interrupt service routine while INT1 ISR is serviced. INT0 ISR is serviced after INT1 ISR is finished.

Example) Software Multi Interrupt:

```

INT1:  MOV    IE, #03H    ; Enable INT0, INT1
        MOV    IP, #01H
        MOV    IPH, #00H ; interrupt level of INT0 is 1 (INT1 is in level 0)
        SETB   EA        ; Enable global interrupt (necessary for multi interrupt)
        :
```

### 10.8 Interrupt Enable Accept Timing




Figure 10-7 Interrupt Response Timing Diagram

### 10.9 Interrupt Service Routine Address




Figure 10-8 Correspondence between vector table address and the entry address of ISR

### 10.10 Saving/Restore General-Purpose Registers




Figure 10-9 Saving/Restore Process Diagram & Sample Source

### 10.11 Interrupt Timing




Figure 10-10 Timing chart of Interrupt Acceptance and Interrupt Return Instruction

Interrupt source sampled at last cycle of the command. When sampling interrupt source, it is decided to low 8-bit of interrupt vector. M8051W core makes interrupt acknowledge at first cycle of command, executes long call to jump interrupt routine as INT\_VEC.

Note) command cycle C?P?: L=Last cycle, 1=1<sup>st</sup> cycle or 1<sup>st</sup> phase, 2=2<sup>nd</sup> cycle or 2<sup>nd</sup> phase

### 10.12 Interrupt Register Description

Table 10-2 Register Map

| Name   | Address | Dir | Default | Description                                  |
|--------|---------|-----|---------|--|
| IE     | A8H     | R/W | 00H     | Interrupt Enable Register                    |
| IE1    | A9H     | R/W | 00H     | Interrupt Enable Register 1                  |
| IE2    | AAH     | R/W | 00H     | Interrupt Enable Register 2                  |
| IP     | 92H     | R/W | 00H     | Interrupt Priority Register                  |
| IPH    | 93H     | R/W | 00H     | Interrupt Priority Register High             |
| IP1    | 9AH     | R/W | 00H     | Interrupt Priority Register 1                |
| IP1H   | 9BH     | R/W | 00H     | Interrupt Priority Register 1 High           |
| IP2    | 9CH     | R/W | 00H     | Interrupt Priority Register 2                |
| IP2H   | 9DH     | R/W | 00H     | Interrupt Priority Register 2 High           |
| EIENAB | A3H     | R/W | 00H     | External Interrupt Enable Register           |
| EIFLAG | A4H     | R/W | 00H     | External Interrupt Flag Register             |
| EIEDGE | A5H     | R/W | 00H     | External Interrupt Edge Register             |
| EIPOLA | A6H     | R/W | 00H     | External Interrupt Polarity Register         |
| EIBOTH | A7H     | R/W | 00H     | External Interrupt Both Edge Enable Register |
| PCI    | 9FH     | R/W | 00H     | Pin Change Interrupt Enable Register         |

### 10.12.1 Register description for Interrupt

#### IE (Interrupt Enable Register) : A8H

| 7  | 6 | 5     | 4     | 3     | 2     | 1     | 0     |
|----|---|-------|-------|-------|-------|-------|-------|
| EA | - | INT5E | INT4E | INT3E | INT2E | INT1E | INT0E |
| RW | - | RW    | RW    | RW    | RW    | RW    | RW    |

Initial value : 00H

|       |  |
|-------|--|
| EA    | Enable or disable all interrupt bits   |
| 0     | All Interrupt disable                  |
| 1     | All Interrupt enable                   |
| INT5E | Enable or disable USART RX Interrupt   |
| 0     | USART RX interrupt Disable             |
| 1     | USART RX interrupt Enable              |
| INT4E | Enable or disable SPI Interrupt        |
| 0     | SPI interrupt Disable                  |
| 1     | SPI interrupt Enable                   |
| INT3E | Enable or disable Pin Change Interrupt |
| 0     | Pin Change Interrupt Disable           |
| 1     | Pin Change Interrupt Enable            |
| INT2E | Enable or disable External Interrupt 2 |
| 0     | External interrupt 2 Disable           |
| 1     | External interrupt 2 Enable            |
| INT1E | Enable or disable External Interrupt 1 |
| 0     | External interrupt 1 Disable           |
| 1     | External interrupt 1 Enable            |
| INT0E | Enable or disable External Interrupt 0 |
| 0     | External interrupt 0 Disable           |
| 1     | External interrupt 0 Enable            |

#### IE1 (Interrupt Enable Register 1) : A9H

| 7 | 6 | 5      | 4      | 3     | 2     | 1     | 0     |
|---|---|--------|--------|-------|-------|-------|-------|
| - | - | INT11E | INT10E | INT9E | INT8E | INT7E | INT6E |
| - | - | RW     | RW     | RW    | RW    | RW    | RW    |

Initial value : 00H

|        |                                     |
|--------|-------------------------------------|
| INT11E | Enable or disable ADC Interrupt     |
| 0      | ADC interrupt Disable               |
| 1      | ADC interrupt Enable                |
| INT10E | Enable or disable Timer 3 Interrupt |
| 0      | Timer3 interrupt Disable            |
| 1      | Timer3 interrupt Enable             |
| INT9E  | Enable or disable Timer 2 Interrupt |
| 0      | Timer2 interrupt Disable            |
| 1      | Timer2 interrupt Enable             |
| INT8E  | Enable or disable Timer 1 Interrupt |
| 0      | Timer1 interrupt Disable            |
| 1      | Timer1 interrupt Enable             |

INT7E            Enable or disable Timer 0 Interrupt  
                   0        Timer0 interrupt Disable  
                   1        Timer0 interrupt Enable

INT6E            Enable or disable USART TX Interrupt  
                   0        USART TX interrupt Disable  
                   1        USART TX interrupt Enable

**IE2 (Interrupt Enable Register 2) : AAH**

| 7 | 6 | 5 | 4 | 3 | 2      | 1      | 0      |
|---|---|---|---|---|--------|--------|--------|
| - | - | - | - | - | INT14E | INT13E | INT12E |
| - | - | - | - | - | RW     | RW     | RW     |

Initial value : 00H

INT14E            Enable or disable BOD Interrupt  
                   0        BOD interrupt Disable  
                   1        BOD interrupt Enable

INT13E            Enable or disable BIT Interrupt  
                   0        BIT interrupt Disable  
                   1        BIT interrupt Enable

INT12E            Enable or disable WDT Interrupt  
                   0        WDT interrupt Disable  
                   1        WDT interrupt Enable

**IP (Interrupt Priority Register) : 92H**

| 7 | 6 | 5   | 4   | 3   | 2   | 1   | 0   |
|---|---|-----|-----|-----|-----|-----|-----|
| - | - | IP5 | IP4 | IP3 | IP2 | IP1 | IP0 |
| - | - | RW  | RW  | RW  | RW  | RW  | RW  |

Initial value : 00H

**IPH (Interrupt Priority Register High) : 93H**

| 7 | 6 | 5    | 4    | 3    | 2    | 1    | 0    |
|---|---|------|------|------|------|------|------|
| - | - | IPH5 | IPH4 | IPH3 | IPH2 | IPH1 | IPH0 |
| - | - | RW   | RW   | RW   | RW   | RW   | RW   |

Initial value : 00H

IP[5:0],  
IPH[5:0]            Select Interrupt Priority.  
                   Each IPH and IP corresponds to INT5~INT0.

| IPH | IP | Description       |
|-----|----|-------------------|
| 0   | 0  | level 0 (lowest)  |
| 0   | 1  | level 1           |
| 1   | 0  | level 2           |
| 1   | 1  | level 3 (highest) |

**IP1 (Interrupt Priority Register 1) : 9AH**

| 7 | 6 | 5    | 4    | 3    | 2    | 1    | 0    |
|---|---|------|------|------|------|------|------|
| - | - | IP15 | IP14 | IP13 | IP12 | IP11 | IP10 |
| - | - | RW   | RW   | RW   | RW   | RW   | RW   |

Initial value : 00H

**IP1H (Interrupt Priority Register 1 High) : 9BH**

| 7 | 6 | 5     | 4     | 3     | 2     | 1     | 0     |
|---|---|-------|-------|-------|-------|-------|-------|
| - | - | IP1H5 | IP1H4 | IP1H3 | IP1H2 | IP1H1 | IP1H0 |
| - | - | RW    | RW    | RW    | RW    | RW    | RW    |

Initial value : 00H

IP1[5:0],  
IP1H[5:0]

Select Interrupt Priority.

Each IP1H and IP1 corresponds to INT11~INT6.

| IP1H | IP1 | Description       |
|------|-----|-------------------|
| 0    | 0   | level 0 (lowest)  |
| 0    | 1   | level 1           |
| 1    | 0   | level 2           |
| 1    | 1   | level 3 (highest) |

**IP2 (Interrupt Priority Register 2) : 9CH**

| 7 | 6 | 5 | 4 | 3    | 2    | 1    | 0    |
|---|---|---|---|------|------|------|------|
| - | - | - | - | IP23 | IP22 | IP21 | IP20 |
| - | - | - | - | RW   | RW   | RW   | RW   |

Initial value : 0H

**IP2H (Interrupt Priority Register 2 High) : 9DH**

| 7 | 6 | 5 | 4 | 3     | 2     | 1     | 0     |
|---|---|---|---|-------|-------|-------|-------|
| - | - | - | - | IP2H3 | IP2H2 | IP2H1 | IP2H0 |
| - | - | - | - | RW    | RW    | RW    | RW    |

Initial value : 0H

IP2[3:0],  
IP2H[3:0]

Select Interrupt Priority.

Each IP2H and IP2 corresponds to INT15~INT12.

| IP2H | IP2 | Description       |
|------|-----|-------------------|
| 0    | 0   | level 0 (lowest)  |
| 0    | 1   | level 1           |
| 1    | 0   | level 2           |
| 1    | 1   | level 3 (highest) |

**EIFLAG (External Interrupt Flag Register) : A4H**

| 7 | 6 | 5 | 4 | 3     | 2     | 1     | 0     |
|---|---|---|---|-------|-------|-------|-------|
| - | - | - | - | FLAG3 | FLAG2 | FLAG1 | FLAG0 |
| - | - | - | - | RW    | RW    | RW    | RW    |

Initial value : 0H

If External Interrupt is occurred, the flag becomes '1'. The flag can be cleared by writing a '0' to bit. It is also cleared automatically after interrupt service routine is served.

- FLAG[0]      When External Interrupt 0 is occurred this bit is set.

0      External Interrupt 0 is not occurred

1      External Interrupt 0 is occurred
- FLAG[1]      When External Interrupt 1 is occurred this bit is set.

0      External Interrupt 1 is not occurred

1      External Interrupt 1 is occurred
- FLAG[2]      When External Interrupt 2 is occurred this bit is set.

0      External Interrupt 2 is not occurred

1      External Interrupt 2 is occurred
- FLAG[3]      When Pin Change Interrupt is occurred this bit is set.

0      Pin Change Interrupt is not occurred

1      Pin Change Interrupt is occurred

**EIEDGE (External Interrupt Edge Register) : A5H**

| 7 | 6 | 5 | 4 | 3 | 2     | 1     | 0     |
|---|---|---|---|---|-------|-------|-------|
| - | - | - | - | - | EDGE2 | EDGE1 | EDGE0 |
| - | - | - | - | - | RW    | RW    | RW    |

Initial value : 0H

- EDGE[0]      Determines the type of External interrupt 0, edge or level sensitive.

0      Level (default)

1      Edge
- EDGE[1]      Determines the type of External interrupt 1, edge or level sensitive.

0      Level (default)

1      Edge
- EDGE[2]      Determines the type of External interrupt 2, edge or level sensitive.

0      Level (default)

1      Edge

**EIPOLA (External Interrupt Polarity Register) : A6H**

| 7 | 6 | 5 | 4 | 3 | 2     | 1     | 0     |
|---|---|---|---|---|-------|-------|-------|
| - | - | - | - | - | POLA2 | POLA1 | POLA0 |
| - | - | - | - | - | RW    | RW    | RW    |

Initial value : 0H

According to EIEDGE, this register acts differently. If EIEDGE is level type, external interrupt polarity have level value. If EIEDGE is edge type, external interrupt polarity have edge value.

|         |   |
|---------|---|
| POLA[0] | Determine the polarity of External Interrupt 0            |
| 0       | When High level or rising edge, Interrupt occur (default) |
| 1       | When Low level or falling edge, Interrupt occur           |
| POLA[1] | Determine the polarity of External Interrupt 1            |
| 0       | When High level or rising edge, Interrupt occur (default) |
| 1       | When Low level or falling edge, Interrupt occur           |
| POLA[2] | Determine the polarity of External Interrupt 2            |
| 0       | When High level or rising edge, Interrupt occur (default) |
| 1       | When Low level or falling edge, Interrupt occur           |

**EIENAB (External Interrupt Enable Register) : A3H**

| 7 | 6 | 5 | 4 | 3 | 2     | 1     | 0     |
|---|---|---|---|---|-------|-------|-------|
| - | - | - | - | - | ENAB2 | ENAB1 | ENAB0 |
| - | - | - | - | - | RW    | RW    | RW    |

Initial value : 0H

|         |  |
|---------|--|
| ENAB[0] | Enable or Disable External Interrupt 0 |
| 0       | Disable External Interrupt 0(default)  |
| 1       | Enable External Interrupt 0            |
| ENAB[1] | Enable or Disable External Interrupt 1 |
| 0       | Disable External Interrupt 1(default)  |
| 1       | Enable External Interrupt 1            |
| ENAB[2] | Enable or Disable External Interrupt 2 |
| 0       | Disable External Interrupt 2(default)  |
| 1       | Enable External Interrupt 2            |



**EIBOTH (External Interrupt Both Edge Enable Register) : A7H**

| 7 | 6 | 5 | 4 | 3 | 2     | 1     | 0     |
|---|---|---|---|---|-------|-------|-------|
| - | - | - | - | - | BOTH2 | BOTH1 | BOTH0 |
| - | - | - | - | - | RW    | RW    | RW    |

Initial value : 0H

If BOTHx is written to '1', the corresponding external pin interrupt is enabled by both edges(no level).

And EIEDGE and EIPOLA register value are ignored.

|         |  |
|---------|--|
| BOTH[0] | Determine the type of External Interrupt 0 |
| 0       | Both edge detection Disable (default)      |
| 1       | Both edge detection Enable                 |
| BOTH[1] | Determine the type of External Interrupt 1 |
| 0       | Both edge detection Disable (default)      |
| 1       | Both edge detection Enable                 |
| BOTH[2] | Determine the type of External Interrupt 2 |
| 0       | Both edge detection Disable (default)      |
| 1       | Both edge detection Enable                 |

**PCI (Pin Change Interrupt Enable Register) : 9FH**

| 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
|------|------|------|------|------|------|------|------|
| PCI7 | PCI6 | PCI5 | PCI4 | PCI3 | PCI2 | PCI1 | PCI0 |
| RW   | RW   | RW   | RW   | RW   | RW   | RW   | RW   |

Initial value : 00H

|        |   |
|--------|---|
| PCI[0] | Select PCI interrupt enable or disable of P1[0] |
| 0      | Disable (default)                               |
| 1      | Enable  |
| PCI[1] | Select PCI interrupt enable or disable of P1[1] |
| 0      | Disable (default)                               |
| 1      | Enable  |
| PCI[2] | Select PCI interrupt enable or disable of P1[2] |
| 0      | Disable (default)                               |
| 1      | Enable  |
| PCI[3] | Select PCI interrupt enable or disable of P1[3] |
| 0      | Disable (default)                               |
| 1      | Enable  |
| PCI[4] | Select PCI interrupt enable or disable of P1[4] |
| 0      | Disable (default)                               |
| 1      | Enable  |
| PCI[5] | Select PCI interrupt enable or disable of P1[5] |
| 0      | Disable (default)                               |
| 1      | Enable  |
| PCI[6] | Select PCI interrupt enable or disable of P1[6] |
| 0      | Disable (default)                               |
| 1      | Enable  |
| PCI[7] | Select PCI interrupt enable or disable of P1[7] |
| 0      | Disable (default)                               |
| 1      | Enable  |

## 11. Peripheral Hardware

### 11.1 Clock Generator

#### 11.1.1 Overview

As shown in Figure 11-1, the clock generator produces the basic clock pulses which provide the system clock to CPU and peripheral hardware. The internal RC-OSC is only used as system clock.

The system clock is INT\_OSC Oscillator (8MHz) and the default division rate is one.

In order to stabilize system internally, use 64kHz WDT-oscillator for BIT, WDT and ports de-bounce.

- Calibrated Internal RC Oscillator (16 MHz)
  - . INT-RC OSC/1 (16 MHz)
  - . INT-RC OSC/2 (8 MHz , Default system clock)
  - . INT-RC OSC/4 (4 MHz)
  - . INT-RC OSC/8 (2 MHz)

#### 11.1.2 Block Diagram




Figure 11-1 Clock Generator Block Diagram

### 11.1.3 Register Map

Table 11-1 Register Map

| Name | Address | Dir | Default | Description                       |
|------|---------|-----|---------|-----------------------------------|
| SCCR | 8AH     | R/W | 00H     | System and Clock Control Register |

### 11.1.4 Register description for Clock Generator

#### SCCR (System and Clock Control Register) : 8AH

| 7       | 6 | 5 | 4      | 3      | 2 | 1      | 0      |
|---------|---|---|--------|--------|---|--------|--------|
| WDTRCON | - | - | OSCNF1 | OSCNF0 | - | SYSCK1 | SYSCK0 |
| 0       | - | - | 0      | 0      | - | 0      | 0      |
| R/W     | - | - | R/W    | R/W    | - | R/W    | R/W    |

Initial value : 00H

|            |                                 |               |  |
|------------|---------------------------------|---------------|--|
| WDTRCON    | Select WDTRC enable or disable. |               |  |
| 0          | WDTRC disable                   |               |  |
| 1          | WDTRC enable                    |               |  |
| OSCNF[1:0] | OSC Noise Filter Enable         |               |  |
| OSCNF1     | OSCNF0                          | Description   |  |
| 0          | 0                               | x1            |  |
| 0          | 1                               | x2            |  |
| 1          | 0                               | x3            |  |
| 1          | 1                               | x4            |  |
| SYSCK[1:0] | Determine System Clock          |               |  |
| SYSCK1     | SYSCK0                          | Description   |  |
| 0          | 0                               | fXIN(default) |  |
| 0          | 1                               | fXIN/2        |  |
| 1          | 0                               | fXIN/4        |  |
| 1          | 1                               | fXIN/8        |  |

\* bit2, bit 5 and bit 6 of SCCR register must be kept '0'

### 11.1.5 System clock selection Configure option

| Oscillator Type Selection (Configure Option) |                   |     |
|--|-------------------|-----|
| XTS[2:0]                                     | Internal RC 8MHz  | 000 |
|  | Internal RC 4MHz  | 001 |
|  | Internal RC 2MHz  | 010 |
|  | Do not use        | 011 |
|  | Do not use        | 100 |
|  | Do not use        | 101 |
|  | Do not use        | 110 |
|  | Internal RC 16MHz | 111 |

## 11.2 BIT

### 11.2.1 Overview

The MC97F1316S has one 8-bit Basic Interval Timer that is free-run and can't stop. Block diagram is shown in Figure 11-2. In addition, the Basic Interval Timer generates the time base for watchdog timer counting. It also provides a Basic interval timer interrupt (BITF).

The MC97F1316S has these Basic Interval Timer (BIT) features:

- During Power On, BIT gives a stable clock generation time
- On exiting Stop mode, BIT gives a stable clock generation time
- As clock function, time interrupt occurrence

### 11.2.2 Block Diagram




Figure 11-2 BIT Block Diagram

### 11.2.3 Register Map

Table 11-2 Register Map

| Name | Address | Dir | Default | Description                   |
|------|---------|-----|---------|-------------------------------|
| BCCR | 8BH     | R/W | 05H     | BIT Clock Control Register    |
| BITR | 8CH     | R   | 00H     | Basic Interval Timer Register |

**11.2.4 Register description for Bit Interval Timer**

**BCCR (BIT Clock Control Register) : 8BH**

| 7    | 6    | 5    | 4      | 3    | 2    | 1    | 0    |
|------|------|------|--------|------|------|------|------|
| BITF | BCK1 | BCK0 | BWDTRC | BCLR | BPD2 | BPD1 | BPD0 |
| RW   | RW   | RW   | RW     | RW   | RW   | RW   | RW   |

Initial value : 05H

- BITF** When BIT Interrupt occurs, this bit becomes '1'. This bit is cleared automatically if BIT and global interrupt enable bit is set. For clearing bit, write '0' to this bit.

  - 0 no generation
  - 1 generation
- BCK[1:0]** Select BIT Clock Source

| BCK1 | BCK0 |                    |
|------|------|--------------------|
| 0    | 0    | fBIT/2048(default) |
| 0    | 1    | fBIT/256           |
| 1    | 0    | fBIT/16            |
| 1    | 1    | fBIT/2             |
- BWDTRC** Select BIT Clock Source to WDTRC

  - 0 fSYS
  - 1 fWDTRC
- BCLR** If BCLR Bit is written to '1', BIT Counter is cleared as '0', After one machine cycle BCLR is cleared automatically.

  - 0 Free Running
  - 1 Clear Counter
- BPD[2:0]** Select BIT overflow period (BIT Clock ≈3.9 kHz, default)

| BPD2 | BPD1 | BPD0 |                         |
|------|------|------|-------------------------|
| 0    | 0    | 0    | 0.512ms (BIT Clock * 2) |
| 0    | 0    | 1    | 1.024ms                 |
| 0    | 1    | 0    | 2.048ms                 |
| 0    | 1    | 1    | 4.096ms                 |
| 1    | 0    | 0    | 8.192ms                 |
| 1    | 0    | 1    | 16.384ms (default)      |
| 1    | 1    | 0    | 32.768ms                |
| 1    | 1    | 1    | 65.536ms                |

**BITR (Basic Interval Timer Register) : 8CH**

| 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
|------|------|------|------|------|------|------|------|
| BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
| R    | R    | R    | R    | R    | R    | R    | R    |

Initial value : 00H

BIT[7:0] BIT Counter

### 11.3 WDT

#### 11.3.1 Overview

The watchdog timer rapidly detects the CPU malfunction such as endless looping caused by noise or the like, and resumes the CPU to the normal state. The watchdog timer signal for detecting malfunction can be selected either a reset CPU or an interrupt request. When the watchdog timer is not being used for malfunction detection, it can be used as a timer to generate an interrupt at fixed intervals. It is possible to use free running 8-bit timer mode (WDTRSON='0') or watch dog timer mode (WDTRSON='1') as setting WDTMR[6] bit. If writing WDTMR[5] to '1', WDT counter value is cleared and counts up. After 1 machine cycle, this bit has '0' automatically. The watchdog timer consists of 8-bit binary counter and the watchdog timer data register. When the value of 8-bit binary counter is equal to the 8 bits of WDTR, the interrupt request flag is generated. This can be used as Watchdog timer interrupt or reset the CPU in accordance with the bit WDTRSON.

WDT has BIT overflow output as default clock source. And by selecting WDTCK bit in WDTMR register, BIT clock source is selected as WDT clock source. The interval of watchdog timer interrupt is decided by BIT overflow period and WDTR set value. The equation is as below

$$\text{WDT Interrupt Interval} = (\text{BIT Interrupt Interval}) \times (\text{WDTR Value} + 1)$$

#### 11.3.2 Block Diagram




Figure 11-3 WDT Block Diagram



### 11.3.3 Register Map

Table 11-3 Register Map

| Name  | Address | Dir | Default | Description                      |
|-------|---------|-----|---------|----------------------------------|
| WDTR  | 8EH     | W   | FFH     | Watch Dog Timer Register         |
| WDTCR | 8EH     | R   | 00H     | Watch Dog Timer Counter Register |
| WDTMR | 8DH     | R/W | 00H     | Watch Dog Timer Mode Register    |

### 11.3.4 Register description for Watch Dog Timer

#### WDTR (Watch Dog Timer Register: Write Case) : 8EH

| 7     | 6     | 5     | 4     | 3     | 2     | 1     | 0     |
|-------|-------|-------|-------|-------|-------|-------|-------|
| WDTR7 | WDTR6 | WDTR5 | WDTR4 | WDTR3 | WDTR2 | WDTR1 | WDTR0 |
| W     | W     | W     | W     | W     | W     | W     | W     |

Initial value : FFH

WDTR[7:0] Set a period  
 $WDT\ Interrupt\ Interval = (BIT\ Interrupt\ Interval) \times (WDTR\ Value + 1)$

Note) To guarantee proper operation, the data should be greater than 01H.

#### WDTCR (Watch Dog Timer Counter Register: Read Case) : 8EH

| 7      | 6      | 5      | 4      | 3      | 2      | 1      | 0      |
|--------|--------|--------|--------|--------|--------|--------|--------|
| WDTCR7 | WDTCR6 | WDTCR5 | WDTCR4 | WDTCR3 | WDTCR2 | WDTCR1 | WDTCR0 |
| R      | R      | R      | R      | R      | R      | R      | R      |

Initial value : 00H

WDTCR[7:0] WDT Counter


**WDTMR (Watch Dog Timer Mode Register) : 8DH**

| 7     | 6       | 5     | 4     | 3 | 2 | 1 | 0      |
|-------|---------|-------|-------|---|---|---|--------|
| WDTEN | WDTRSON | WDTCL | WDTCK | - | - | - | WDTIFR |
| RW    | RW      | RW    | RW    | - | - | - | RW     |

Initial value : 00H

- WDTEN      Control WDT operation  
0      disable  
1      enable
- WDTRSON    Control WDT Reset operation  
0      Free Running 8-bit timer  
1      Watch Dog Timer Reset ON
- WDTCL      Clear WDT Counter.  
This bit is cleared automatically after 1 machine cycle  
0      Free Run  
1      Clear WDT Counter
- WDTCK      WDT Clock Source  
0      BIT Overflow  
1      BIT Clock Source
- WDTIFR     When WDT Interrupt occurs, this bit becomes '1'. For clearing bit, write '0' to this bit or auto clear by INT\_ACK signal.  
0      WDT Interrupt no generation  
1      WDT Interrupt generation

**11.3.5 WDT Interrupt Timing Waveform**



**Figure 11-4 WDT Interrupt Timing Waveform**

## 11.4 Timer/PWM

### 11.4.1 Overview

The 16-bit timer x(0~3) consists of Multiplexer, Timer Data Register High/Low, Timer Register High/Low, Timer Mode Control Register, PWM Duty High/Low, PWM Period High/Low Register. It is able to use internal 16-bit timer/ counter without a port output function.

The 16-bit timer x can be clocked by internal or external clock source (EC0, EC1). the divided clock of the main clock selected from prescaler output.

### 11.4.2 16-Bit Timer/Counter Mode

In the 16-bit Timer/Counter Mode, If the TxH + TxL value and the TxDRH + TxDRL value are matched, Tx/PWMx port outputs. The output is 50:50 of duty square wave, the frequency is following

$$f_{COMP} = \frac{\text{Timer Clock Frequency}}{2 \times \text{Prescaler Value} \times (\text{TxDR} + 1)}$$

$f_{COMP}$  is timer output frequency and TxDR is the 16 bits value of TxDRH and TxDRL.

To export the compare output as Tx/PWMx, the Tx\_PE bit in the TxCR1 register must set to '1'.

The 16-bit Timer/Counter Mode is selected by control registers as shown in Figure 11-5.

When TxH, TxL are read, TxL should be read first. Because when TxL is read TxH is captured to buffer, and when TxH is read captured value of TxH is read.




Figure 11-5 Timer x 16-bit Mode Block Diagram

### 11.4.3 16-Bit Capture Mode

The timer x(0~3) capture mode is set by CAPx as '1' in TxCR register. The clock is same source as Output Compare mode. The interrupt occurs at TxH, TxL and TxDRH, TxDRL matching time. The capture result is loaded into CDRxH, CDRxL. The TxH, TxL value is automatically cleared(0000<sub>H</sub>) by hardware and restarts counter.

This timer interrupt in capture mode is very useful when the pulse width of captured signal is wider than the maximum period of timer. As the EIEDGE and EIPOLA and EIBOTH register setting, the external interrupt INTx function is chosen.

The CDRxH, PWMxDRH and TxH are in same address. In the capture mode, reading operation is read the CDRxH, not TxH because path is opened to the CDRxH. PWMxDRH will be changed in writing operation. The PWMxDRL, TxL, CDRxL has the same function.




Figure 11-6 Timer x 16bit Capture Mode

11.4.4 PWM Mode

The timer x(0~3) has a PWM (pulse Width Modulation) function. In PWM mode, the Tx/PWMx output pin outputs up to 16-bit resolution PWM output. This pin should be configured as a PWM output by set TX\_PE to '1'. The PWM output mode is determined by the PWMxPRH, PWMxPRL, PWMxDRH and PWMxDRL. And you should configure PWMxE bit to "1" in TxCR register before write to PWM registers.

$$\text{PWM Period} = ( \{ \text{PWMxPRH, PWMxPRL} \} + 1 ) \times \text{Timerx Clock Period}$$

$$\text{PWM Duty} = ( \{ \text{PWMxDRH, PWMxDRL} \} + 1 ) \times \text{Timerx Clock Period}$$

Table 11-4 PWM Frequency vs. Resolution at 8 Mhz

| Resolution | Frequency             |                      |                    |
|------------|-----------------------|----------------------|--------------------|
|            | TxCK[2:0]=000 (125ns) | TxCK[2:0]=001(500ns) | TxCK[2:0]=010(1us) |
| 16-bit     | 122.070Hz             | 30.469Hz             | 15.259Hz           |
| 15-bit     | 244.141Hz             | 60.938Hz             | 30.518Hz           |
| 10-bit     | 7.8125kHz             | 1.95kHz              | 976.563Hz          |
| 9-bit      | 15.625kHz             | 3.9kHz               | 1.953kHz           |
| 8-bit      | 31.25kHz              | 7.8kHz               | 3.906kHz           |

In PWM mode, the duty value and counter matching enables the period value and counter comparison. After counter and the period value matching, counter restarts. If the duty value is set same to the period value, counter doesn't restart after the duty value and counter matching. It is highly recommended that the duty value is not set same to the period value. PWM Period and Duty same output shown in Figure 11-9 Example of PWM at 8MHz (Period = Duty). The POL bit of TxCR register decides the polarity of duty cycle.




Figure 11-7 PWM Mode




Figure 11-8 Example of PWM at 8MHz




Figure 11-9 Example of PWM at 8MHz (Period = Duty)

## 11.4.5 Register Map

**Table 11-5 Register Map**

| Name    | Address         | Dir | Default         | Description                        |
|---------|-----------------|-----|-----------------|------------------------------------|
| T0CR    | B2 <sub>H</sub> | R/W | 00 <sub>H</sub> | Timer 0 Mode Control Register      |
| T0CR1   | B3 <sub>H</sub> | R/W | 00 <sub>H</sub> | Timer 0 Mode Control Register 1    |
| T0L     | B4 <sub>H</sub> | R   | 00 <sub>H</sub> | Timer 0 Low Register               |
| PWM0DRL | B4 <sub>H</sub> | R/W | 00 <sub>H</sub> | PWM 0 Duty Register Low            |
| CDR0L   | B4 <sub>H</sub> | R   | 00 <sub>H</sub> | Timer 0 Capture Data Register Low  |
| T0H     | B5 <sub>H</sub> | R   | 00 <sub>H</sub> | Timer 0 Register High              |
| PWM0DRH | B5 <sub>H</sub> | R/W | 00 <sub>H</sub> | PWM 0 Duty Register High           |
| CDR0H   | B5 <sub>H</sub> | R   | 00 <sub>H</sub> | Timer 0 Capture Data Register High |
| T0DRL   | B6 <sub>H</sub> | W   | FF <sub>H</sub> | Timer 0 Data Register Low          |
| PWM0PRL | B6 <sub>H</sub> | W   | FF <sub>H</sub> | PWM 0 Period Register Low          |
| T0DRH   | B7 <sub>H</sub> | W   | FF <sub>H</sub> | Timer 0 Data Register High         |
| PWM0PRH | B7 <sub>H</sub> | W   | FF <sub>H</sub> | PWM 0 Period Register High         |
| T1CR    | BA <sub>H</sub> | R/W | 00 <sub>H</sub> | Timer 1 Mode Control Register      |
| T1CR1   | BB <sub>H</sub> | R/W | 00 <sub>H</sub> | Timer 1 Mode Control Register 1    |
| T1L     | BC <sub>H</sub> | R   | 00 <sub>H</sub> | Timer 1 Register Low               |
| PWM1DRL | BC <sub>H</sub> | R/W | 00 <sub>H</sub> | PWM 1 Duty Register Low            |
| CDR1L   | BC <sub>H</sub> | R   | 00 <sub>H</sub> | Timer 1 Capture Data Register Low  |
| T1H     | BD <sub>H</sub> | R   | 00 <sub>H</sub> | Timer 1 Register High              |
| PWM1DRH | BD <sub>H</sub> | R/W | 00 <sub>H</sub> | PWM 1 Duty Register High           |
| CDR1H   | BD <sub>H</sub> | R   | 00 <sub>H</sub> | Timer 1 Capture Data Register High |
| T1DRL   | BE <sub>H</sub> | W   | FF <sub>H</sub> | Timer 1 Data Register Low          |
| PWM1PRL | BE <sub>H</sub> | W   | FF <sub>H</sub> | PWM 1 Period Register Low          |
| T1DRH   | BF <sub>H</sub> | W   | FF <sub>H</sub> | Timer 1 Data Register High         |
| PWM1PRH | BF <sub>H</sub> | W   | FF <sub>H</sub> | PWM 1 Period Register High         |
| T2CR    | C2 <sub>H</sub> | R/W | 00 <sub>H</sub> | Timer 2 Mode Control Register      |
| T2CR1   | C3 <sub>H</sub> | R/W | 00 <sub>H</sub> | Timer 2 Mode Control Register 1    |
| T2L     | C4 <sub>H</sub> | R   | 00 <sub>H</sub> | Timer 2 Register Low               |
| PWM2DRL | C4 <sub>H</sub> | R/W | 00 <sub>H</sub> | PWM 2 Duty Register Low            |
| CDR2L   | C4 <sub>H</sub> | R   | 00 <sub>H</sub> | Timer 2 Capture Data Register Low  |
| T2H     | C5 <sub>H</sub> | R   | 00 <sub>H</sub> | Timer 2 Register High              |
| PWM2DRH | C5 <sub>H</sub> | R/W | 00 <sub>H</sub> | PWM 2 Duty Register High           |
| CDR2H   | C5 <sub>H</sub> | R   | 00 <sub>H</sub> | Timer 2 Capture Data Register High |
| T2DRL   | C6 <sub>H</sub> | W   | FF <sub>H</sub> | Timer 2 Data Register Low          |
| PWM2PRL | C6 <sub>H</sub> | W   | FF <sub>H</sub> | PWM 2 Period Register Low          |
| T2DRH   | C7 <sub>H</sub> | W   | FF <sub>H</sub> | Timer 2 Data Register High         |
| PWM2PRH | C7 <sub>H</sub> | W   | FF <sub>H</sub> | PWM 2 Period Register High         |
| T3CR    | CA <sub>H</sub> | R/W | 00 <sub>H</sub> | Timer 3 Mode Control Register      |
| T3CR1   | CB <sub>H</sub> | R/W | 00 <sub>H</sub> | Timer 3 Mode Control Register 1    |
| T3L     | CC <sub>H</sub> | R   | 00 <sub>H</sub> | Timer 3 Register Low               |
| PWM3DRL | CC <sub>H</sub> | R/W | 00 <sub>H</sub> | PWM 3 Duty Register Low            |
| CDR3L   | CC <sub>H</sub> | R   | 00 <sub>H</sub> | Timer 3 Capture Data Register Low  |

|         |                 |     |                 |                                    |
|---------|-----------------|-----|-----------------|------------------------------------|
| T3H     | CD <sub>H</sub> | R   | 00 <sub>H</sub> | Timer 3 Register High              |
| PWM3DRH | CD <sub>H</sub> | R/W | 00 <sub>H</sub> | PWM 3 Duty Register High           |
| CDR3H   | CD <sub>H</sub> | R   | 00 <sub>H</sub> | Timer 3 Capture Data Register High |
| T3DRL   | CE <sub>H</sub> | W   | FF <sub>H</sub> | Timer 3 Data Register Low          |
| PWM3PRL | CE <sub>H</sub> | W   | FF <sub>H</sub> | PWM 3 Period Register Low          |
| T3DRH   | CF <sub>H</sub> | W   | FF <sub>H</sub> | Timer 3 Data Register High         |
| PWM3PRH | CF <sub>H</sub> | W   | FF <sub>H</sub> | PWM 3 Period Register High         |

#### 11.4.6 Register description for Timer/Counter x

##### TxCR (Timer 0~3 Mode Control Register): B2H, BAH, C2H, CAH

| 7    | 6     | 5    | 4     | 3     | 2     | 1    | 0    |
|------|-------|------|-------|-------|-------|------|------|
| TxEN | PWMxE | CAPx | TxCK2 | TxCK1 | TxCK0 | TxCN | TxST |
| RW   | RW    | RW   | RW    | RW    | RW    | RW   | RW   |

Initial value : 00<sub>H</sub>

|           |  |       |                      |
|-----------|--|-------|----------------------|
| TxEN      | Control Timer x  |       |                      |
| 0         | Timer x disable  |       |                      |
| 1         | Timer x enable   |       |                      |
| PWMxE     | Control PWM enable   |       |                      |
| 0         | PWM disable  |       |                      |
| 1         | PWM enable   |       |                      |
| CAPx      | Control Timer x capture mode.  |       |                      |
| 0         | Timer/Counter mode   |       |                      |
| 1         | Capture mode   |       |                      |
| TxCK[2:0] | Select clock source of Timer x. F <sub>x</sub> is the frequency of main system |       |                      |
| TxCK2     | TxCK1  | TxCK0 | description          |
| 0         | 0  | 0     | f <sub>x</sub>       |
| 0         | 0  | 1     | f <sub>x</sub> /4    |
| 0         | 1  | 0     | f <sub>x</sub> /8    |
| 0         | 1  | 1     | f <sub>x</sub> /16   |
| 1         | 0  | 0     | f <sub>x</sub> /64   |
| 1         | 0  | 1     | f <sub>x</sub> /256  |
| 1         | 1  | 0     | f <sub>x</sub> /1024 |
| 1         | 1  | 1     | f <sub>x</sub> /2048 |
| TxCN      | Control Timer x Count pause/continue.  |       |                      |
| 0         | Temporary count stop   |       |                      |
| 1         | Continue count   |       |                      |
| TxST      | Control Timer x start/stop   |       |                      |
| 0         | Counter stop   |       |                      |
| 1         | Clear counter and start  |       |                      |

Note) set TxST bit after write to Tx, PWM, CDRx registers.



**TxCR1 (Timer 0~3 Mode Control Register 1) : B3H, BBH, C3H, CBH**

| 7 | 6 | 5       | 4       | 3       | 2    | 1     | 0   |
|---|---|---------|---------|---------|------|-------|-----|
| - | - | TxIN[2] | TxIN[1] | TxIN[0] | ECEN | Tx_PE | POL |
| - | - | -       | -       | -       | RW   | RW    | RW  |

Initial value : 00<sub>H</sub>

TxIN[2:0] Select Event Counter and External Interrupt for Capture mode

| TxIN2 | TxIN1 | TxIN0 | description |
|-------|-------|-------|-------------|
| 0     | 0     | 0     | EC0         |
| 0     | 0     | 1     | EC1         |
| 0     | 1     | 0     | EINT0       |
| 0     | 1     | 1     | EINT1       |
| 1     | 0     | 0     | EINT2       |
| 1     | 0     | 1     | -           |
| 1     | 1     | 0     | -           |
| 1     | 1     | 1     | -           |

ECEN Control Event Counter  
 0 Event Counter disable  
 1 Event Counter enable

Tx\_PE Control Timer x Output port  
 0 Timer x Output disable  
 1 Timer x Output enable

POL Configure PWM polarity  
 0 Negative (Duty Match: Clear)  
 1 Positive (Duty Match: Set)

**TxL (Timer 0~3 Register Low, Read Case) : B4H, BCH, C4H, CCH**

| 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
|------|------|------|------|------|------|------|------|
| TxL7 | TxL6 | TxL5 | TxL4 | TxL3 | TxL2 | TxL1 | TxL0 |
| R    | R    | R    | R    | R    | R    | R    | R    |

Initial value : 00<sub>H</sub>

TxL[7:0] TxL Counter Period Low data.

**CDRxL (Capture 0~3 Data Register Low, Read Case) : B4H, BCH, C4H, CCH**

| 7       | 6       | 5       | 4       | 3       | 2       | 1       | 0       |
|---------|---------|---------|---------|---------|---------|---------|---------|
| CDRxL07 | CDRxL06 | CDRxL05 | CDRxL04 | CDRxL03 | CDRxL02 | CDRxL01 | CDRxL00 |
| R       | R       | R       | R       | R       | R       | R       | R       |

Initial value : 00<sub>H</sub>

CDRxL[7:0] Tx Capture Low data.

**PWMxDRL (PWM 0~3 Duty Register Low, Write Case) : B4H, BCH, C4H, CCH**

| 7        | 6        | 5        | 4        | 3        | 2        | 1        | 0        |
|----------|----------|----------|----------|----------|----------|----------|----------|
| PWMxDRL7 | PWMxDRL6 | PWMxDRL5 | PWMxDRL4 | PWMxDRL3 | PWMxDRL2 | PWMxDRL1 | PWMxDRL0 |
| W        | W        | W        | W        | W        | W        | W        | W        |

Initial value : 00<sub>H</sub>

PWMxDRL[7:0] Tx PWM Duty Low data

Note) Writing is effective only when PWMxE = 1 and TxST = 0

**TxH (Timer 0~3 Register High, Read Case) : B5H, BDH, C5H, CDH**

| 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
|------|------|------|------|------|------|------|------|
| TxH7 | TxH6 | TxH5 | TxH4 | TxH3 | TxH2 | TxH1 | TxH0 |
| R    | R    | R    | R    | R    | R    | R    | R    |

Initial value : 00<sub>H</sub>

TxH[7:0] TxH Counter Period High data.

**CDRxH (Capture 0~3 Data High Register, Read Case) : B5H, BDH, C5H, CDH**

| 7       | 6       | 5       | 4       | 3       | 2       | 1       | 0       |
|---------|---------|---------|---------|---------|---------|---------|---------|
| CDRxH07 | CDRxH06 | CDRxH05 | CDRxH04 | CDRxH03 | CDRxH02 | CDRxH01 | CDRxH00 |
| R       | R       | R       | R       | R       | R       | R       | R       |

Initial value : 00<sub>H</sub>

CDRxH[7:0] Tx Capture High data

**PWMxDRH (PWM0~3 Duty Register High, Write Case) : B5H, BDH, C5H, CDH**

| 7        | 6        | 5        | 4        | 3        | 2        | 1        | 0        |
|----------|----------|----------|----------|----------|----------|----------|----------|
| PWMxDRH7 | PWMxDRH6 | PWMxDRH5 | PWMxDRH4 | PWMxDRH3 | PWMxDRH2 | PWMxDRH1 | PWMxDRH0 |
| W        | W        | W        | W        | W        | W        | W        | W        |

Initial value : 00<sub>H</sub>

PWMxDRH[7:0] Tx PWM Duty High data

Note) Writing is effective only when PWMxE = 1 and TxST = 0

**TxDRL (Timer 0~3 Data Register Low, Write Case) : B6H, BEH, C6H, CEH**

| 7      | 6      | 5      | 4      | 3      | 2      | 1      | 0      |
|--------|--------|--------|--------|--------|--------|--------|--------|
| TxDRL7 | TxDRL6 | TxDRL5 | TxDRL4 | TxDRL3 | TxDRL2 | TxDRL1 | TxDRL0 |
| W      | W      | W      | W      | W      | W      | W      | W      |

Initial value : FF<sub>H</sub>

TxDRL[7:0] TxL Compare Low data

Note) Be sure to clear PWMxE before loading this register.

**PWMxPRL (PWM 0~3 Period Register Low, Write Case) : B6H, BEH, C6H, CEH**

| 7        | 6        | 5        | 4        | 3        | 2        | 1        | 0        |
|----------|----------|----------|----------|----------|----------|----------|----------|
| PWMxPRL7 | PWMxPRL6 | PWMxPRL5 | PWMxPRL4 | PWMxPRL3 | PWMxPRL2 | PWMxPRL1 | PWMxPRL0 |
| W        | W        | W        | W        | W        | W        | W        | W        |

Initial value : FF<sub>H</sub>

PWMxPRL[7:0] Tx PWM Period Low data

Note) Writing is effective only when PWMxE = 1 and TxST = 0

**TxDRH (Timer 0~3 Data Register High, Write Case) : B7H, BFH, C7H, CFH**

| 7      | 6      | 5      | 4      | 3      | 2      | 1      | 0      |
|--------|--------|--------|--------|--------|--------|--------|--------|
| TxDRH7 | TxDRH6 | TxDRH5 | TxDRH4 | TxDRH3 | TxDRH2 | TxDRH1 | TxDRH0 |
| W      | W      | W      | W      | W      | W      | W      | W      |

Initial value : FF<sub>H</sub>

TxDRH[7:0] TxH Compare High data

Note) Be sure to clear PWMxE before loading this register.

**PWMxPRH (PWM 0~3 Period Register High, Write Case) : B7H, BFH, C7H, CFH**

| 7        | 6        | 5        | 4        | 3        | 2        | 1        | 0        |
|----------|----------|----------|----------|----------|----------|----------|----------|
| PWMxPRH7 | PWMxPRH6 | PWMxPRH5 | PWMxPRH4 | PWMxPRH3 | PWMxPRH2 | PWMxPRH1 | PWMxPRH0 |
| R/W      | W        | W        | W        | W        | W        | W        | W        |

Initial value : FF<sub>H</sub>

PWMxPRH[7:0] Tx PWM Period High data

Note) Writing is effective only when PWMxE = 1 and TxST = 0

**11.4.7 Timer Interrupt Status Register (TMISR)**

**11.4.7.1 Register description for TMISR**

**TMISR (Timer Interrupt Status Register) : D5H**

| 7 | 6 | 5 | 4 | 3     | 2     | 1     | 0     |
|---|---|---|---|-------|-------|-------|-------|
| - | - | - | - | TMIF3 | TMIF2 | TMIF1 | TMIF0 |
| - | - | - | - | R     | R     | R     | R     |

Initial value : 00H

TMIFx Timer x Interrupt Flag

0 No Timer x interrupt

1 Timer x interrupt occurred, write "1" to clear interrupt flag

Note) The Timer Interrupt Status Register contains interrupt information of each timers. Even if user disabled timer interrupt at IE2, user could check timer interrupt condition from this register.

## 11.5 USART

### 11.5.1 Overview

The Universal Synchronous and Asynchronous serial Receiver and Transmitter (USART) is a highly flexible serial communication device. The main features are listed below.

- Full Duplex Operation (Independent Serial Receive and Transmit Registers)
- Asynchronous or Synchronous Operation
- Master or Slave Clocked Synchronous and SPI Operation
- Supports all four SPI Modes of Operation (Mode 0, 1, 2, 3)
- LSB First or MSB First Data Transfer @SPI mode
- High Resolution Baud Rate Generator
- Supports Serial Frames with 5,6,7,8, or 9 Data Bits and 1 or 2 Stop Bits
- Odd or Even Parity Generation and Parity Check Supported by Hardware
- Data OverRun Detection
- Framing Error Detection
- Digital Low Pass Filter
- Three Separate Interrupts on TX Complete, TX Data Register Empty and RX Complete
- Double Speed Asynchronous Communication Mode

USART has three main parts of Clock Generator, Transmitter and Receiver. The Clock Generation logic consists of synchronization logic for external clock input used by synchronous or SPI slave operation, and the baud rate generator for asynchronous or master (synchronous or SPI) operation. The Transmitter consists of a single write buffer, a serial shift register, parity generator and control logic for handling different serial frame formats. The write buffer allows a continuous transfer of data without any delay between frames. The receiver is the most complex part of the USART module due to its clock and data recovery units. The recovery unit is used for asynchronous data reception. In addition to the recovery unit, the Receiver includes a parity checker, a shift register, a two level receive FIFO (UDATA) and control logic. The Receiver supports the same frame formats as the Transmitter and can detect Frame Error, Data OverRun and Parity Errors.

11.5.2 Block Diagram




Figure 11-10 USART Block Diagram

11.5.3 Clock Generation




Figure 11-11 Clock Generation Block Diagram

The Clock generation logic generates the base clock for the Transmitter and Receiver. The USART supports four modes of clock operation and those are Normal Asynchronous, Double Speed Asynchronous, Master Synchronous and Slave Synchronous. The clock generation scheme for Master SPI and Slave SPI mode is the same as Master Synchronous and Slave Synchronous operation mode. The UMSELn bit in UCTRL1 register selects between asynchronous and synchronous operation. Asynchronous Double Speed mode is controlled by the U2X bit in the UCTRL2 register. The MASTER bit in UCTRL2 register controls whether the clock source is internal (Master mode, output port) or external (Slave mode, input port). The XCK pin is only active when the USART operates in Synchronous or SPI mode.

Table below contains equations for calculating the baud rate (in bps).

Table 11-6 Equations for Calculating Baud Rate Register Setting

| Operating Mode                         | Equation for Calculating Baud Rate                                |
|--|---|
| Asynchronous Normal Mode (U2X=0)       | $\text{Baud Rate} = \frac{f_{\text{SCLK}}}{16(\text{UBAUD} + 1)}$ |
| Asynchronous Double Speed Mode (U2X=1) | $\text{Baud Rate} = \frac{f_{\text{SCLK}}}{8(\text{UBAUD} + 1)}$  |
| Synchronous or SPI Master Mode         | $\text{Baud Rate} = \frac{f_{\text{SCLK}}}{2(\text{UBAUD} + 1)}$  |

### 11.5.4 External Clock (XCK)

External clocking is used by the synchronous or spi slave modes of operation.

External clock input from the XCK pin is sampled by a synchronization logic to remove meta-stability. The output from the synchronization logic must then pass through an edge detector before it can be used by the Transmitter and Receiver. This process introduces a two CPU clock period delay and therefore the maximum frequency of the external XCK pin is limited by the following equation.

$$f_{XCK} = \frac{f_{SCLK}}{4}$$

where  $f_{XCK}$  is the frequency of XCK and  $f_{SCLK}$  is the frequency of main system clock (SCLK).

### 11.5.5 Synchronous mode Operation

When synchronous or spi mode is used, the XCK pin will be used as either clock input (slave) or clock output (master). The dependency between the clock edges and data sampling or data change is the same. The basic principle is that data input on RXD (MISO in spi mode) pin is sampled at the opposite XCK clock edge of the edge in the data output on TXD (MOSI in spi mode) pin is changed.

The UC POL bit in UCTRL1 register selects which XCK clock edge is used for data sampling and which is used for data change. As shown in the figure below, when UC POL is zero the data will be changed at rising XCK edge and sampled at falling XCK edge.




Figure 11-12 Synchronous Mode XCKn Timing

### 11.5.6 Data format

A serial frame is defined to be one character of data bits with synchronization bits (start and stop bits), and optionally a parity bit for error checking.

The USART supports all 30 combinations of the following as valid frame formats.

- 1 start bit
- 5, 6, 7, 8 or 9 data bits
- no, even or odd parity bit
- 1 or 2 stop bits

A frame starts with the start bit followed by the least significant data bit (LSB). Then the next data bits, up to a total of nine, are succeeding, ending with the most significant bit (MSB). If enabled the parity bit is inserted after the data bits, before the stop bits. A high to low transition on data pin is considered as start bit. When a complete frame is transmitted, it can be directly followed by a new frame, or the communication line can be set to an idle state. The idle means high state of data pin. The next figure shows the possible combinations of the frame formats. Bits inside brackets are optional.




Figure 11-13 frame format

1 data frame consists of the following bits

- Idle No communication on communication line (TxD/RxD)
- St Start bit (Low)
- Dn Data bits (0~8)
- Parity bit ----- Even parity, Odd parity, No parity
- Stop bit(s) ----- 1 bit or 2 bits

The frame format used by the USART is set by the USIZE[2:0], UPM[1:0] and USBS bits in UCTRL1 register. The Transmitter and Receiver use the same setting.



### 11.5.7 Parity bit

The parity bit is calculated by doing an exclusive-or of all the data bits. If odd parity is used, the result of the exclusive-or is inverted. The parity bit is located between the MSB and first stop bit of a serial frame.

$$P_{\text{even}} = D_{n-1} \wedge \dots \wedge D_3 \wedge D_2 \wedge D_1 \wedge D_0 \wedge 0$$

$$P_{\text{odd}} = D_{n-1} \wedge \dots \wedge D_3 \wedge D_2 \wedge D_1 \wedge D_0 \wedge 1$$

$P_{\text{even}}$  : Parity bit using even parity

$P_{\text{odd}}$  : Parity bit using odd parity

$D_n$  : Data bit n of the character

### 11.5.8 USART Transmitter

The USART Transmitter is enabled by setting the TXE bit in UCTRL1 register. When the Transmitter is enabled, the normal port operation of the TXD pin is overridden by the serial output pin of USART. The baud-rate, operation mode and frame format must be setup once before doing any transmissions. If synchronous or spi operation is used, the clock on the XCK pin will be overridden and used as transmission clock. If USART operates in spi mode, SS pin is used as SS input pin in slave mode or can be configured as SS output pin in master mode. This can be done by setting SPISS bit in UCTRL3 register.

#### 11.5.8.1 Sending Tx data

A data transmission is initiated by loading the transmit buffer (UDATA register I/O location) with the data to be transmitted. The data written in transmit buffer is moved to the shift register when the shift register is ready to send a new frame. The shift register is loaded with the new data if it is in idle state or immediately after the last stop bit of the previous frame is transmitted. When the shift register is loaded with new data, it will transfer one complete frame at the settings of control registers. If the 9-bit characters are used in asynchronous or synchronous operation mode (USIZE[2:0]=7), the ninth bit must be written to the TX8 bit in UCTRL3 register before loading transmit buffer (UDATA register).

#### 11.5.8.2 Transmitter flag and interrupt

The USART Transmitter has 2 flags which indicate its state. One is USART Data Register Empty (UDRE) and the other is Transmit Complete (TXC). Both flags can be interrupt sources.

UDRE flag indicates whether the transmit buffer is ready to be loaded with new data. This bit is set when the transmit buffer is empty and cleared when the transmit buffer contains data to be transmitted that has not yet been moved into the shift register. And also this flag can be cleared by writing '0' to this bit position. Writing '1' to this bit position is prevented.

When the Data Register Empty Interrupt Enable (UDRIE) bit in UCTRL2 register is set and the Global Interrupt is enabled, USART Data Register Empty Interrupt is generated while UDRE flag is set.

The Transmit Complete (TXC) flag bit is set when the entire frame in the transmit shift register has been shifted out and there are no more data in the transmit buffer. The TXC flag is automatically

cleared when the Transmit Complete Interrupt service routine is executed, or it can be cleared by writing '0' to TXC bit in USTAT register.

When the Transmit Complete Interrupt Enable (TXCIE) bit in UCTRL2 register is set and the Global Interrupt is enabled, USART Transmit Complete Interrupt is generated while TXC flag is set.

### 11.5.8.3 Parity Generator

The Parity Generator calculates the parity bit for the sending serial frame data. When parity bit is enabled (UPM[1]=1), the transmitter control logic inserts the parity bit between the MSB and the first stop bit of the sending frame.

### 11.5.8.4 Disabling Transmitter

Disabling the Transmitter by clearing the TXE bit will not become effective until ongoing transmission is completed. When the Transmitter is disabled, the TXD pin is used as normal General Purpose I/O (GPIO) or primary function pin.

### 11.5.9 USART Receiver

The USART Receiver is enabled by setting the RXE bit in the UCTRL1 register. When the Receiver is enabled, the normal pin operation of the RXD pin is overridden by the USART as the serial input pin of the Receiver. The baud-rate, mode of operation and frame format must be set before serial reception. If synchronous or spi operation is used, the clock on the XCK pin will be used as transfer clock. If USART operates in spi mode, SS pin is used as SS input pin in slave mode or can be configured as SS output pin in master mode. This can be done by setting SPISS bit in UCTRL3 register.

#### 11.5.9.1 Receiving Rx data

When USART is in synchronous or asynchronous operation mode, the Receiver starts data reception when it detects a valid start bit (LOW) on RXD pin. Each bit after start bit is sampled at pre-defined baud-rate (asynchronous) or sampling edge of XCK (synchronous), and shifted into the receive shift register until the first stop bit of a frame is received. Even if there's 2<sup>nd</sup> stop bit in the frame, the 2<sup>nd</sup> stop bit is ignored by the Receiver. That is, receiving the first stop bit means that a complete serial frame is present in the receiver shift register and contents of the shift register are to be moved into the receive buffer. The receive buffer is read by reading the UDATA register.

If 9-bit characters are used (USIZE[2:0] = 7) the ninth bit is stored in the RX8 bit position in the UCTRL3 register. The 9<sup>th</sup> bit must be read from the RX8 bit before reading the low 8 bits from the UDATA register. Likewise, the error flags FE, DOR, PE must be read before reading the data from UDATA register. This is because the error flags are stored in the same FIFO position of the receive buffer.

### 11.5.9.2 Receiver flag and interrupt

The USART Receiver has one flag that indicates the Receiver state.

The Receive Complete (RXC) flag indicates whether there are unread data present in the receive buffer. This flag is set when there are unread data in the receive buffer and cleared when the receive buffer is empty. If the Receiver is disabled (RXE=0), the receiver buffer is flushed and the RXC flag is cleared.

When the Receive Complete Interrupt Enable (RXCIE) bit in the UCTRL2 register is set and Global Interrupt is enabled, the USART Receiver Complete Interrupt is generated while RXC flag is set.

The USART Receiver has three error flags which are Frame Error (FE), Data OverRun (DOR) and Parity Error (PE). These error flags can be read from the USTAT register. As data received are stored in the 2-level receive buffer, these error flags are also stored in the same position of receive buffer. So, before reading received data from UDATA register, read the USTAT register first which contains error flags.

The Frame Error (FE) flag indicates the state of the first stop bit. The FE flag is zero when the stop bit was correctly detected as one, and the FE flag is one when the stop bit was incorrect, ie detected as zero. This flag can be used for detecting out-of-sync conditions between data frames.

The Data OverRun (DOR) flag indicates data loss due to a receive buffer full condition. A DOR occurs when the receive buffer is full, and another new data is present in the receive shift register which are to be stored into the receive buffer. After the DOR flag is set, all the incoming data are lost. To prevent data loss or clear this flag, read the receive buffer.

The Parity Error (PE) flag indicates that the frame in the receive buffer had a Parity Error when received. If Parity Check function is not enabled (UPM[1]=0), the PE bit is always read zero.

Note) The error flags related to receive operation are not used when USART is in SPI mode.

### 11.5.9.3 Parity Checker

If Parity Bit is enabled (UPM[1]=1), the Parity Checker calculates the parity of the data bits in incoming frame and compares the result with the parity bit from the received serial frame.

### 11.5.9.4 Disabling Receiver


In contrast to Transmitter, disabling the Receiver by clearing RXE bit makes the Receiver inactive immediately. When the Receiver is disabled the Receiver flushes the receive buffer and the remaining data in the buffer is all reset. The RXD pin is not overridden the function of USART, so RXD pin becomes normal GPIO or primary function pin.

### 11.5.9.5 Asynchronous Data Reception

To receive asynchronous data frame, the USART includes a clock and data recovery unit. The Clock Recovery logic is used for synchronizing the internally generated baud-rate clock to the incoming asynchronous serial frame on the RXD pin.

The Data recovery logic samples and low pass filters the incoming bits, and this removes the noise of RXD pin.


The next figure illustrates the sampling process of the start bit of an incoming frame. The sampling rate is 16 times the baud-rate for normal mode, and 8 times the baud rate for Double Speed mode (U2X=1). The horizontal arrows show the synchronization variation due to the asynchronous sampling process. Note that larger time variation is shown when using the Double Speed mode.



**Figure 11-14 Start Bit Sampling**

When the Receiver is enabled (RXE=1), the clock recovery logic tries to find a high to low transition on the RXD line, the start bit condition. After detecting high to low transition on RXD line, the clock recovery logic uses samples 8,9, and 10 for Normal mode, and samples 4, 5, and 6 for Double Speed mode to decide if a valid start bit is received. If more than 2 samples have logical low level, it is considered that a valid start bit is detected and the internally generated clock is synchronized to the incoming data frame. And the data recovery can begin. The synchronization process is repeated for each start bit.

As described above, when the Receiver clock is synchronized to the start bit, the data recovery can begin. Data recovery process is almost similar to the clock recovery process. The data recovery logic samples 16 times for each incoming bits for Normal mode and 8 times for Double Speed mode. And uses sample 8, 9, and 10 to decide data value for Normal mode, samples 4, 5, and 6 for Double Speed mode. If more than 2 samples have low levels, the received bit is considered to a logic 0 and more than 2 samples have high levels, the received bit is considered to a logic 1. The data recovery process is then repeated until a complete frame is received including the first stop bit. The decided bit value is stored in the receive shift register in order. Note that the Receiver only uses the first stop bit of a frame. Internally, after receiving the first stop bit, the Receiver is in idle state and waiting to find start bit.



**Figure 11-15 Sampling of Data and Parity Bit**

The process for detecting stop bit is like clock and data recovery process. That is, if 2 or more samples of 3 center values have high level, correct stop bit is detected, else a Frame Error flag is set. After deciding first stop bit, whether a valid stop bit is received or not, the Receiver goes idle state and monitors the RXD line to check a valid high to low transition is detected (start bit detection).




Figure 11-16 Stop Bit Sampling and Next Start Bit Sampling

### 11.5.10 SPI Mode

The USART can be set to operate in industrial standard SPI compliant mode. The SPI mode has the following features.

- Full duplex, three-wire synchronous data transfer
- Master or Slave operation
- Supports all four SPI modes of operation (mode0, 1, 2, and 3)
- Selectable LSB first or MSB first data transfer
- Double buffered transmit and receive
- Programmable transmit bit rate

When SPI mode is enabled (UMSEL[1:0]=3), the Slave Select (SS) pin becomes active low input in slave mode operation, or can be output in master mode operation if SPISS bit is set.

Note that during SPI mode of operation, the pin RXD is renamed as MISO and TXD is renamed as MOSI for compatibility to other SPI devices.

#### 11.5.10.1 SPI Clock formats and timing

To accommodate a wide variety of synchronous serial peripherals from different manufacturers, the USART has a clock polarity bit (UCPOL) and a clock phase control bit (UCPHA) to select one of four clock formats for data transfers. UCPCOL selectively insert an inverter in series with the clock. UCPHA chooses between two different clock phase relationships between the clock and data. Note that UCPHA and UCPCOL bits in UCTRL1 register have different meanings according to the UMSEL[1:0] bits which decides the operating mode of USART.

Table below shows four combinations of UCPCOL and UCPHA for SPI mode 0, 1, 2, and 3.

Table 11-7 CPOL Functionality

| SPI Mode | UCPOL | UCPHA | Leading Edge     | Trailing Edge    |
|----------|-------|-------|------------------|------------------|
| 0        | 0     | 0     | Sample (Rising)  | Setup (Falling)  |
| 1        | 0     | 1     | Setup (Rising)   | Sample (Falling) |
| 2        | 1     | 0     | Sample (Falling) | Setup (Rising)   |
| 3        | 1     | 1     | Setup (Falling)  | Sample (Rising)  |




Figure 11-17 SPI Clock Formats when UCPHA=0

When UCPHA=0, the slave begins to drive its MISO output with the first data bit value when SS goes to active low. The first XCK edge causes both the master and the slave to sample the data bit value on their MISO and MOSI inputs, respectively. At the second XCK edge, the USART shifts the second data bit value out to the MOSI and MISO outputs of the master and slave, respectively. Unlike the case of UCPHA=1, when UCPHA=0, the slave's SS input must go to its inactive high level between transfers. This is because the slave can prepare the first data bit when it detects falling edge of SS input.




Figure 11-18 SPI Clock Formats when UCPHA=1

When UCPHA=1, the slave begins to drive its MISO output when SS goes active low, but the data is not defined until the first XCK edge. The first XCK edge shifts the first bit of data from the shifter onto the MOSI output of the master and the MISO output of the slave. The next XCK edge causes both the master and slave to sample the data bit value on their MISO and MOSI inputs, respectively. At the third XCK edge, the USART shifts the second data bit value out to the MOSI and MISO output of the master and slave respectively. When UCPHA=1, the slave's SS input is not required to go to its inactive high level between transfers.

Because the SPI logic reuses the USART resources, SPI mode of operation is similar to that of synchronous or asynchronous operation. An SPI transfer is initiated by checking for the USART Data Register Empty flag (UDRE=1) and then writing a byte of data to the UDATA Register. In master mode of operation, even if transmission is not enabled (TXE=0), writing data to the UDATA register is necessary because the clock XCK is generated from transmitter block.

### 11.5.11 Register Map

Table 11-8 Register Map

| Name   | Address | Dir | Default | Description                         |
|--------|---------|-----|---------|-------------------------------------|
| UCTRL1 | FAH     | R/W | 00H     | USART Control 1 Register            |
| UCTRL2 | FBH     | R/W | 00H     | USART Control 2 Register            |
| UCTRL3 | FCH     | R/W | 00H     | USART Control 3 Register            |
| USTAT  | FDH     | R   | 80H     | USART Status Register               |
| UBAUD  | FEH     | R/W | FFH     | USART Baud Rate Generation Register |
| UDATA  | FFH     | R/W | FFH     | USART Data Register                 |

## 11.5.12 Register description for USART

## UCTRL1 (USART Control 1 Register) : FAH

| 7      | 6      | 5    | 4    | 3      | 2               | 1               | 0     |
|--------|--------|------|------|--------|-----------------|-----------------|-------|
| UMSEL1 | UMSEL0 | UPM1 | UPM0 | USIZE2 | USIZE1<br>UDORD | USIZE0<br>UCPHA | UCPOL |
| RW     | RW     | RW   | RW   | RW     | RW              | RW              | RW    |

Initial value : 00<sub>H</sub>

|            |   |   |                                     |                  |
|------------|---|---|-------------------------------------|------------------|
| UMSEL[1:0] | Selects operation mode of USART   |   |                                     |                  |
|            | UMSEL1  | UMSEL0  | Operating Mode                      |                  |
|            | 0   | 0   | Asynchronous Mode (Normal Uart)     |                  |
|            | 0   | 1   | Synchronous Mode (Synchronous Uart) |                  |
|            | 1   | 0   | Reserved                            |                  |
|            | 1   | 1   | SPI Mode                            |                  |
| UPM[1:0]   | Selects Parity Generation and Check methods   |   |                                     |                  |
|            | UPM1  | UPM0  | Parity mode                         |                  |
|            | 0   | 0   | No Parity                           |                  |
|            | 0   | 1   | Reserved                            |                  |
|            | 1   | 0   | Even Parity                         |                  |
|            | 1   | 1   | Odd Parity                          |                  |
| USIZE[2:0] | Selects the length of data bits in frame.   |   |                                     |                  |
|            | USIZE2  | USIZE1  | USIZE0                              | Data length      |
|            | 0   | 0   | 0                                   | 5 bit            |
|            | 0   | 0   | 1                                   | 6 bit            |
|            | 0   | 1   | 0                                   | 7 bit            |
|            | 0   | 1   | 1                                   | 8 bit            |
|            | 1   | 0   | 0                                   | Reserved         |
|            | 1   | 0   | 1                                   | Reserved         |
|            | 1   | 1   | 0                                   | Reserved         |
|            | 1   | 1   | 1                                   | 9 bit            |
| UDORD      | This bit is in the same bit position with USIZE1. Select the data transmission sequence in SPI mode.  |   |                                     |                  |
|            | 0   | LSB First   |                                     |                  |
|            | 1   | MSB First   |                                     |                  |
| UCPOL      | Selects polarity of XCK in synchronous or spi mode  |   |                                     |                  |
|            | 0   | TXD change @Rising Edge, RXD change @Falling Edge   |                                     |                  |
|            | 1   | TXD change @ Falling Edge, RXD change @ Rising Edge |                                     |                  |
| UCPHA      | This bit is in the same bit position with USIZE0. In SPI mode, along with UCPOL bit, selects one of two clock formats for different kinds of synchronous serial peripherals. Leading edge means first XCK edge and trailing edge means 2 <sup>nd</sup> or last clock edge of XCK in one XCK pulse. And Sample means detecting of incoming receive bit, Setup means preparing transmit data. |   |                                     |                  |
|            | UCPOL   | UCPHA   | Leading Edge                        | Trailing Edge    |
|            | 0   | 0   | Sample (Rising)                     | Setup (Falling)  |
|            | 0   | 1   | Setup (Rising)                      | Sample (Falling) |
|            | 1   | 0   | Sample (Falling)                    | Setup (Rising)   |
|            | 1   | 1   | Setup (Falling)                     | Sample (Rising)  |



**UCTRL2 (USART Control 2 Register) : FBH**

| 7     | 6     | 5     | 4      | 3   | 2   | 1       | 0   |
|-------|-------|-------|--------|-----|-----|---------|-----|
| UDRIE | TXCIE | RXCIE | WAKEIE | TXE | RXE | USARTEN | U2X |
| RW    | RW    | RW    | RW     | RW  | RW  | RW      | RW  |

 Initial value : 00<sub>H</sub>

|         |   |
|---------|---|
| UDRIE   | Interrupt enable bit for USART Data Register Empty.<br>0      Interrupt from UDRE is inhibited (use polling)<br>1      When UDRE is set, request an interrupt   |
| TXCIE   | Interrupt enable bit for Transmit Complete.<br>0      Interrupt from TXC is inhibited (use polling)<br>1      When TXC is set, request an interrupt   |
| RXCIE   | Interrupt enable bit for Receive Complete<br>0      Interrupt from RXC is inhibited (use polling)<br>1      When RXC is set, request an interrupt   |
| WAKEIE  | Interrupt enable bit for Asynchronous Wake in STOP mode. When device is in stop mode, if RXD goes to LOW level an interrupt can be requested to wake-up system.<br>0      Interrupt from Wake is inhibited<br>1      When WAKE is set, request an interrupt |
| TXE     | Enables the transmitter unit.<br>0      Transmitter is disabled<br>1      Transmitter is enabled  |
| RXE     | Enables the receiver unit.<br>0      Receiver is disabled<br>1      Receiver is enabled   |
| USARTEN | Activate USART module by supplying clock.<br>0      USART is disabled (clock is halted)<br>1      USART is enabled  |
| U2X     | This bit only has effect for the asynchronous operation and selects receiver sampling rate.<br>0      Normal asynchronous operation<br>1      Double Speed asynchronous operation   |

**UCTRL3 (USART Control 3 Register) : FCH**

| 7      | 6     | 5      | 4     | 3 | 2    | 1   | 0   |
|--------|-------|--------|-------|---|------|-----|-----|
| MASTER | LOOPS | DISXCK | SPISS | - | USBS | TX8 | RX8 |
| RW     | RW    | RW     | RW    | - | RW   | RW  | RW  |

Initial value : 00<sub>H</sub>

|        |   |
|--------|---|
| MASTER | Selects master or slave in SPI or Synchronous mode operation and controls the direction of XCK pin.<br>0 Slave mode operation and XCK is input pin.<br>1 Master mode operation and XCK is output pin  |
| LOOPS  | Controls the Loop Back mode of USART, for test mode<br>0 Normal operation<br>1 Loop Back mode   |
| DISXCK | In Synchronous mode of operation, selects the waveform of XCK output.<br>0 XCK is free-running while USART is enabled in synchronous master mode.<br>1 XCK is active while any frame is on transferring.  |
| SPISS  | Controls the functionality of SS pin in master SPI mode.<br>0 SS pin is normal GPIO or other primary function<br>1 SS output to other slave device  |
| USBS   | Selects the length of stop bit in Asynchronous or Synchronous mode of operation.<br>0 1 Stop Bit<br>1 2 Stop Bit  |
| TX8    | The ninth bit of data frame in Asynchronous or Synchronous mode of operation. Write this bit first before loading the UDATA register.<br>0 MSB (9 <sup>th</sup> bit) to be transmitted is '0'<br>1 MSB (9 <sup>th</sup> bit) to be transmitted is '1' |
| RX8    | The ninth bit of data frame in Asynchronous or Synchronous mode of operation. Read this bit first before reading the receive buffer.<br>0 MSB (9 <sup>th</sup> bit) received is '0'<br>1 MSB (9 <sup>th</sup> bit) received is '1'                    |

**USTAT (USART Status Register) : FDH**

| 7    | 6   | 5   | 4    | 3       | 2   | 1  | 0  |
|------|-----|-----|------|---------|-----|----|----|
| UDRE | TXC | RXC | WAKE | SOFTRST | DOR | FE | PE |
| RW   | RW  | RW  | RW   | RW      | R   | R  | R  |

Initial value : 80<sub>H</sub>

|         |   |
|---------|---|
| UDRE    | The UDRE flag indicates if the transmit buffer (UDATA) is ready to be loaded with new data. If UDRE is '1', it means the transmit buffer is empty and can hold one or two new data. This flag can generate an UDRE interrupt. Writing '0' to this bit position will clear UDRE flag.  |
| 0       | Transmit buffer is not empty.   |
| 1       | Transmit buffer is empty.   |
| TXC     | This flag is set when the entire frame in the transmit shift register has been shifted out and there is no new data currently present in the transmit buffer. This flag is automatically cleared when the interrupt service routine of a TXC interrupt is executed. It is also cleared by writing '0' to this bit position. This flag can generate a TXC interrupt. |
| 0       | Transmission is ongoing.  |
| 1       | Transmit buffer is empty and the data in transmit shift register are shifted out completely.  |
| RXC     | This flag is set when there are unread data in the receive buffer and cleared when all the data in the receive buffer are read. The RXC flag can be used to generate a RXC interrupt.   |
| 0       | There is no data unread in the receive buffer   |
| 1       | There are more than 1 data in the receive buffer  |
| WAKE    | This flag is set when the RX pin is detected low while the CPU is in stop mode. This flag can be used to generate a WAKE interrupt. This bit is set only when in asynchronous mode of operation. <sup>NOTE</sup>  |
| 0       | No WAKE interrupt is generated.   |
| 1       | WAKE interrupt is generated.  |
| SOFTRST | This is an internal reset and only has effect on USART. Writing '1' to this bit initializes the internal logic of USART and is auto cleared.  |
| 0       | No operation  |
| 1       | Reset USART   |
| DOR     | This bit is set if a Data OverRun occurs. While this bit is set, the incoming data frame is ignored. This flag is valid until the receive buffer is read.   |
| 0       | No Data OverRun   |
| 1       | Data OverRun detected   |
| FE      | This bit is set if the first stop bit of next character in the receive buffer is detected as '0'. This bit is valid until the receive buffer is read.   |
| 0       | No Frame Error  |
| 1       | Frame Error detected  |
| PE      | This bit is set if the next character in the receive buffer has a Parity Error when received while Parity Checking is enabled. This bit is valid until the receive buffer is read.  |
| 0       | No Parity Error   |
| 1       | Parity Error detected   |

<sup>NOTE</sup> When the WAKE function of USART is used as a release source from STOP mode, it is required to clear this bit in the RX interrupt service routine. Else the device will not wake-up from STOP mode again by the change of RX pin.

**UBAUD (USART Baud-Rate Generation Register) : FEH**

| 7      | 6      | 5      | 4      | 3      | 2      | 1      | 0      |
|--------|--------|--------|--------|--------|--------|--------|--------|
| UBAUD7 | UBAUD6 | UBAUD5 | UBAUD4 | UBAUD3 | UBAUD2 | UBAUD1 | UBAUD0 |
| RW     | RW     | RW     | RW     | RW     | RW     | RW     | RW     |

Initial value : FF<sub>H</sub>

UBAUD [7:0] The value in this register is used to generate internal baud rate in asynchronous mode or to generate XCK clock in synchronous or spi mode. To prevent malfunction, do not write '0' in asynchronous mode, and do not write '0' or '1' in synchronous or spi mode.

**UDATA (USART Data Register) : FFH**

| 7      | 6      | 5      | 4      | 3      | 2      | 1      | 0      |
|--------|--------|--------|--------|--------|--------|--------|--------|
| UDATA7 | UDATA6 | UDATA5 | UDATA4 | UDATA3 | UDATA2 | UDATA1 | UDATA0 |
| RW     | RW     | RW     | RW     | RW     | RW     | RW     | RW     |

Initial value : FF<sub>H</sub>

UDATA [7:0] The USART Transmit Buffer and Receive Buffer share the same I/O address with this DATA register. The Transmit Data Buffer is the destination for data written to the UDATA register. Reading the UDATA register returns the contents of the Receive Buffer.

Write this register only when the UDRE flag is set. In spi or synchronous master mode, write this register even if TX is not enabled to generate clock, XCK.

## 11.5.13 Baud Rate setting (example)

Table 11-9 Examples of UBAUD Settings for Commonly Used Oscillator Frequencies

| Baud Rate | fOSC=1.00MHz   |        |       |        | fOSC=1.8432MHz  |        |       |       | fOSC=2.00MHz    |        |       |       |
|-----------|----------------|--------|-------|--------|-----------------|--------|-------|-------|-----------------|--------|-------|-------|
|           | U2X=0          |        | U2X=1 |        | U2X=0           |        | U2X=1 |       | U2X=0           |        | U2X=1 |       |
|           | UBAUD          | ERROR  | UBAUD | ERROR  | UBAUD           | ERROR  | UBAUD | ERROR | UBAUD           | ERROR  | UBAUD | ERROR |
| 2400      | 25             | 0.2%   | 51    | 0.2%   | 47              | 0.0%   | 95    | 0.0%  | 51              | 0.2%   | 103   | 0.2%  |
| 4800      | 12             | 0.2%   | 25    | 0.2%   | 23              | 0.0%   | 47    | 0.0%  | 25              | 0.2%   | 51    | 0.2%  |
| 9600      | 6              | -7.0%  | 12    | 0.2%   | 11              | 0.0%   | 23    | 0.0%  | 12              | 0.2%   | 25    | 0.2%  |
| 14.4K     | 3              | 8.5%   | 8     | -3.5%  | 7               | 0.0%   | 15    | 0.0%  | 8               | -3.5%  | 16    | 2.1%  |
| 19.2K     | 2              | 8.5%   | 6     | -7.0%  | 5               | 0.0%   | 11    | 0.0%  | 6               | -7.0%  | 12    | 0.2%  |
| 28.8K     | 1              | 8.5%   | 3     | 8.5%   | 3               | 0.0%   | 7     | 0.0%  | 3               | 8.5%   | 8     | -3.5% |
| 38.4K     | 1              | -18.6% | 2     | 8.5%   | 2               | 0.0%   | 5     | 0.0%  | 2               | 8.5%   | 6     | -7.0% |
| 57.6K     | -              | -      | 1     | 8.5%   | 1               | -25.0% | 3     | 0.0%  | 1               | 8.5%   | 3     | 8.5%  |
| 76.8K     | -              | -      | 1     | -18.6% | 1               | 0.0%   | 2     | 0.0%  | 1               | -18.6% | 2     | 8.5%  |
| 115.2K    | -              | -      | -     | -      | -               | -      | 1     | 0.0%  | -               | -      | 1     | 8.5%  |
| 230.4K    | -              | -      | -     | -      | -               | -      | -     | -     | -               | -      | -     | -     |
| Baud Rate | fOSC=3.6864MHz |        |       |        | fOSC=4.00MHz    |        |       |       | fOSC=7.3728MHz  |        |       |       |
|           | U2X=0          |        | U2X=1 |        | U2X=0           |        | U2X=1 |       | U2X=0           |        | U2X=1 |       |
|           | UBAUD          | ERROR  | UBAUD | ERROR  | UBAUD           | ERROR  | UBAUD | ERROR | UBAUD           | ERROR  | UBAUD | ERROR |
| 2400      | 95             | 0.0%   | 191   | 0.0%   | 103             | 0.2%   | 207   | 0.2%  | 191             | 0.0%   | -     | -     |
| 4800      | 47             | 0.0%   | 95    | 0.0%   | 51              | 0.2%   | 103   | 0.2%  | 95              | 0.0%   | 191   | 0.0%  |
| 9600      | 23             | 0.0%   | 47    | 0.0%   | 25              | 0.2%   | 51    | 0.2%  | 47              | 0.0%   | 95    | 0.0%  |
| 14.4K     | 15             | 0.0%   | 31    | 0.0%   | 16              | 2.1%   | 34    | -0.8% | 31              | 0.0%   | 63    | 0.0%  |
| 19.2K     | 11             | 0.0%   | 23    | 0.0%   | 12              | 0.2%   | 25    | 0.2%  | 23              | 0.0%   | 47    | 0.0%  |
| 28.8K     | 7              | 0.0%   | 15    | 0.0%   | 8               | -3.5%  | 16    | 2.1%  | 15              | 0.0%   | 31    | 0.0%  |
| 38.4K     | 5              | 0.0%   | 11    | 0.0%   | 6               | -7.0%  | 12    | 0.2%  | 11              | 0.0%   | 23    | 0.0%  |
| 57.6K     | 3              | 0.0%   | 7     | 0.0%   | 3               | 8.5%   | 8     | -3.5% | 7               | 0.0%   | 15    | 0.0%  |
| 76.8K     | 2              | 0.0%   | 5     | 0.0%   | 2               | 8.5%   | 6     | -7.0% | 5               | 0.0%   | 11    | 0.0%  |
| 115.2K    | 1              | 0.0%   | 3     | 0.0%   | 1               | 8.5%   | 3     | 8.5%  | 3               | 0.0%   | 7     | 0.0%  |
| 230.4K    | -              | -      | 1     | 0.0%   | -               | -      | 1     | 8.5%  | 1               | 0.0%   | 3     | 0.0%  |
| 250K      | -              | -      | 1     | -7.8%  | -               | -      | 1     | 0.0%  | 1               | -7.8%  | 3     | -7.8% |
| 0.5M      | -              | -      | -     | -      | -               | -      | -     | -     | -               | -      | 1     | -7.8% |
| Baud Rate | fOSC=8.00MHz   |        |       |        | fOSC=11.0592MHz |        |       |       | fOSC=14.7456MHz |        |       |       |
|           | U2X=0          |        | U2X=1 |        | U2X=0           |        | U2X=1 |       | U2X=0           |        | U2X=1 |       |
|           | UBAUD          | ERROR  | UBAUD | ERROR  | UBAUD           | ERROR  | UBAUD | ERROR | UBAUD           | ERROR  | UBAUD | ERROR |
| 2400      | 207            | 0.2%   | -     | -      | -               | -      | -     | -     | -               | -      | -     | -     |
| 4800      | 103            | 0.2%   | 207   | 0.2%   | 143             | 0.0%   | -     | -     | 191             | 0.0%   | -     | -     |
| 9600      | 51             | 0.2%   | 103   | 0.2%   | 71              | 0.0%   | 143   | 0.0%  | 95              | 0.0%   | 191   | 0.0%  |
| 14.4K     | 34             | -0.8%  | 68    | 0.6%   | 47              | 0.0%   | 95    | 0.0%  | 63              | 0.0%   | 127   | 0.0%  |
| 19.2K     | 25             | 0.2%   | 51    | 0.2%   | 35              | 0.0%   | 71    | 0.0%  | 47              | 0.0%   | 95    | 0.0%  |
| 28.8K     | 16             | 2.1%   | 34    | -0.8%  | 23              | 0.0%   | 47    | 0.0%  | 31              | 0.0%   | 63    | 0.0%  |
| 38.4K     | 12             | 0.2%   | 25    | 0.2%   | 17              | 0.0%   | 35    | 0.0%  | 23              | 0.0%   | 47    | 0.0%  |
| 57.6K     | 8              | -3.5%  | 16    | 2.1%   | 11              | 0.0%   | 23    | 0.0%  | 15              | 0.0%   | 31    | 0.0%  |
| 76.8K     | 6              | -7.0%  | 12    | 0.2%   | 8               | 0.0%   | 17    | 0.0%  | 11              | 0.0%   | 23    | 0.0%  |
| 115.2K    | 3              | 8.5%   | 8     | -3.5%  | 5               | 0.0%   | 11    | 0.0%  | 7               | 0.0%   | 15    | 0.0%  |
| 230.4K    | 1              | 8.5%   | 3     | 8.5%   | 2               | 0.0%   | 5     | 0.0%  | 3               | 0.0%   | 7     | 0.0%  |
| 250K      | 1              | 0.0%   | 3     | 0.0%   | 2               | -7.8%  | 5     | -7.8% | 3               | -7.8%  | 6     | 5.3%  |

| Baud Rate | fOSC=16.00MHz |       |       |       |
|-----------|---------------|-------|-------|-------|
|           | U2X=0         |       | U2X=1 |       |
|           | UBAUD         | ERROR | UBAUD | ERROR |
| 2400      | -             | -     | -     | -     |
| 4800      | 207           | 0.2%  | -     | -     |
| 9600      | 103           | 0.2%  | 207   | 0.2%  |
| 14.4K     | 68            | 0.7%  | 138   | -0.1% |
| 19.2K     | 51            | 0.2%  | 103   | 0.2%  |
| 28.8K     | 34            | -0.8% | 68    | 0.7%  |
| 38.4K     | 25            | 0.2%  | 51    | 0.2%  |
| 57.6K     | 16            | 2.2%  | 34    | -0.8% |
| 76.8K     | 12            | 0.2%  | 25    | 0.2%  |
| 115.2K    | 8             | -3.6% | 16    | 2.2%  |
| 230.4K    | 3             | 8.6%  | 8     | -3.6% |
| 250K      | 2             | 33.4% | 7     | 0.0%  |
| 0.5M      | 1             | 0.0%  | 3     | 0.0%  |

## 11.6 SPI

### 11.6.1 Overview

There is Serial Peripheral Interface (SPI) one channel in MC97F1316S. The SPI allows synchronous serial data transfer between the external serial devices. It can do Full-duplex communication by 4-wire (MOSI, MISO, SCK, SS), support Master/Slave mode, can select serial clock (SCK) polarity, phase and whether LSB first data transfer or MSB first data transfer.

### 11.6.2 Block Diagram




Figure 11-19 SPI Block Diagram

### 11.6.3 Data Transmit / Receive Operation

User can use SPI for serial data communication by following step

1. Select SPI operation mode(master/slave, polarity, phase) by control register SPICR.
2. When the SPI is configured as a Master, it selects a Slave by SS signal (active low).  
When the SPI is configured as a Slave, it is selected by SS signal incoming from Master
3. When the user writes a byte to the data register SPIDR, SPI will start an operation.
4. In this time, if the SPI is configured as a Master, serial clock will come out of SCK pin. And Master shifts the eight bits into the Slave (transmit), Slave shifts the eight bits into the Master at the same time (receive). If the SPI is configured as a Slave, serial clock will come into SCK pin. And Slave shifts the eight bits into the Master (transmit), Master shifts the eight bits into the Slave at the same time (receive).
5. When transmit/receive is done, TCIR (Transmit Complete or Interrupt Request) bit will be set. If the SPI interrupt is enabled, an interrupt is requested. And TCIR bit is cleared by hardware when executing the corresponding interrupt. If SPI interrupt is disable, TCIR bit is cleared when user read the status register SPISR, and then access (read/write) the data register SPIDR.

Note) If you want to use both transmit and receive, set the TXENA, RXENA bit of SPISR, and if user want to use only either transmit or receive, clear the TXENA or RXENA. In this case, user can use disabled pin by GPIO freely.

### 11.6.4 SS pin function

1. When the SPI is configured as a Slave, the SS pin is always input. If LOW signal come into SS pin, the SPI logic is active. And if HIGH signal come into SS pin, the SPI logic is stop. In this time, SPI logic will be reset, and invalidate any transmitted or received data.
2. When the SPI is configured as a Master, the user can select the direction of the SS pin by port direction register (PxIO[x]). If the SS pin is configured as an output, user can use general GPIO output mode. If the SS pin is configured as an input, 'HIGH' signal must come into SS pin to guarantee Master operation. If 'LOW' signal come into SS pin, the SPI logic interprets this as another master selecting the SPI as a slave and starting to send data to it. To avoid bus contention, MS bit of SPICR will be cleared and the SPI becomes a Slave and then, TCIR bit of SPISR will be set, and if the SPI interrupt is enabled, an interrupt is requested.

Note)

- When the SS pin is configured as an output at Master mode, SS pin's output value is defined by user's software (PxDA[x]). Before SPICR setting, the direction of SS pin must be defined
- If you don't need to use SS pin, clear the SENA bit of SPISR. So, you can use disabled pin by GPIO freely. In this case, SS signal is driven by 'HIGH' or 'LOW' internally. (master is 'HIGH', slave is 'LOW')
- When SS pin is configured as input(master or slave), if 'HIGH' signal come into SS pin, this flag bit(SS\_HIGH) will be set at the SS rising time. And you can clear it by writing '0'.



### 11.6.5 Timing Waveform




Figure 11-20 SPI Transmit/Receive Timing Diagram at CPHA = 0




Figure 11-21 SPI Transmit/Receive Timing Diagram at CPHA = 1

### 11.6.6 Register Map

Table 11-10 Register Map

| Name  | Address | Dir | Default | Description          |
|-------|---------|-----|---------|----------------------|
| SPICR | D2H     | R/W | 0H      | SPI Control Register |
| SPIDR | D3H     | R/W | 0H      | SPI Data Register    |
| SPISR | D4H     | -   | 0H      | SPI Status Register  |

### 11.6.7 Register description for SPI

#### SPICR (SPI Control Register) : D2H

| 7     | 6    | 5   | 4    | 3    | 2    | 1    | 0    |
|-------|------|-----|------|------|------|------|------|
| SPIEN | FLSB | MS  | CPOL | CPHA | DSCR | SCR1 | SCR0 |
| R/W   | R/W  | R/W | R/W  | R/W  | R/W  | R/W  | R/W  |

Initial value : 00H

|          |  |                  |                  |
|----------|--|------------------|------------------|
| SPIEN    | This bit controls the SPI operation  |                  |                  |
| 0        | SPI Disable  |                  |                  |
| 1        | SPI Enable   |                  |                  |
| FLSB     | This bit selects the data transmission sequence  |                  |                  |
| 0        | MSB First  |                  |                  |
| 1        | LSB First  |                  |                  |
| MS       | This bit selects whether Master or Slave mode  |                  |                  |
| 0        | Slave mode   |                  |                  |
| 1        | Master mode  |                  |                  |
| CPOL     | These two bits control the serial clock (SCK) mode   |                  |                  |
| CPHA     | Clock Polarity (CPOL) bit determine SCK's value at idle mode   |                  |                  |
|          | Clock Phase (CPHA) bit determine if data is sampled on the leading or trailing edge of SCK.  |                  |                  |
|          | Refer to Figure 11-20, Figure 11-21  |                  |                  |
| CPOL     | CPHA   | Leading Edge     | Trailing Edge    |
| 0        | 0  | Sample (Rising)  | Setup (Falling)  |
| 0        | 1  | Setup (Rising)   | Sample (Falling) |
| 1        | 0  | Sample (Falling) | Setup (Rising)   |
| 1        | 1  | Setup (Falling)  | Sample (Rising)  |
| DSCR     | These three bits select the SCK rate of the device configured as a Master. When DSCR bit is written one, SCK will be doubled in Master mode. |                  |                  |
| SCR[2:0] | fx– Main system clock oscillation frequency.   |                  |                  |
| DSCR     | SCR1   | SCR0             | SCK frequency    |
| 0        | 0  | 0                | fx/4             |
| 0        | 0  | 1                | fx/16            |
| 0        | 1  | 0                | fx/64            |
| 0        | 1  | 1                | fx/128           |
| 1        | 0  | 0                | fx/2             |
| 1        | 0  | 1                | fx/8             |
| 1        | 1  | 0                | fx/32            |
| 1        | 1  | 1                | fx/64            |

**SPIDR (SPI Data Register) : D3H**

| 7      | 6      | 5      | 4      | 3      | 2      | 1      | 0      |
|--------|--------|--------|--------|--------|--------|--------|--------|
| SPIDR7 | SPIDR6 | SPIDR5 | SPIDR4 | SPIDR3 | SPIDR2 | SPIDR1 | SPIDR0 |
| R/W    | R/W    | R/W    | R/W    | R/W    | R/W    | R/W    | R/W    |

Initial value : 00H

SPIDR [7:0] SPI data register.  
Although you only use reception, user must write any data in here to start the SPI operation.

**SPISR (SPI Status Register) : D4H**

| 7    | 6    | 5       | 4 | 3      | 2     | 1     | 0     |
|------|------|---------|---|--------|-------|-------|-------|
| TCIR | WCOL | SS_HIGH | - | TWOPIN | SSENA | TXENA | RXENA |
| R    | R    | R/W     | - | R/W    | R/W   | R/W   | R/W   |

Initial value : 00H

**TCIR** When a serial data transmission is complete, the TCIR bit is set. If the SPI interrupt is enabled, an interrupt is requested. And TCIR bit is cleared by hardware when executing the corresponding interrupt. If SPI interrupt is disable, TCIR bit is cleared when user read the status register SPISR, and then access (read/write) the data register SPIDR.

0 Interrupt cleared  
1 Transmission Complete and Interrupt Requested

**WCOL** This bit is set if the data register SPIDR is written during a data transfer. This bit is cleared when user read the status register SPISR, and then access (read/write) the data register SPIDR.

0 No collision  
1 Write Collision

**SS\_HIGH** When SS pin is configured as input(master or slave), if 'HIGH' signal come into SS pin, this flag bit will be set at the SS rising time. And you can clear it by writing '0'.  
You can write only zero.

0 Flag is cleared  
1 Flag is set

**TWOPIN** This bit controls the 2 pin operation.  
In master mode,

0 Disable  
1 Enable

**SSENA** This bit controls the SS pin operation

0 Disable  
1 Enable

**TXENA** This bit controls a data transfer operation

0 Disable  
1 Enable

**RXENA** This bit controls a data reception operation

0 Disable  
1 Enable

Note that if TWOPIN is set to '1', MOSI and MISO pins are changed.

## 11.7 12-Bit A/D Converter

### 11.7.1 Overview

The analog-to-digital converter (A/D) allows conversion of an analog input signal to a corresponding 12-bit digital value. The A/D module has fifteenth analog inputs. The output of the multiplex is the input into the converter, which generates the result via successive approximation. The A/D module has four registers which are the control register ADCM (A/D Converter Mode Register), ADCM1 (A/D Converter Mode Register 1) and A/D result register ADCHR (A/D Converter Result High Register) and ADCLR (A/D Converter Result Low Register). It is selected for the corresponding channel to be converted by setting ADSEL[3:0]. To executing A/D conversion, ADST bit sets to '1'. The register ADCHR and ADCLR contains the results of the A/D conversion. When the conversion is completed, the result is loaded into the ADCHR and ADCLR, the A/D conversion status bit AFLAG is set to '1', and the A/D interrupt is set. While processing A/D conversion, AFLAG bit is read as '0'. If using STBY (power down) bit, the ADC is disabled. Also interrupt of internal timer, external event can start ADC regardless of interrupt occurrence.

ADC Conversion Time = ADCLK \* 60 cycles

After STBY bit is reset (ADC power enable) and it is restarted, during some cycle, ADC conversion value may have an inaccurate value.

When using ports as ADC input port, it is recommended to set corresponding PSR2, PSR3 register to prevent current leakage or unexpected function, because analog value enters to digital circuit.

ADC zero offset value is written to 4007h of option memory.

To read the zero offset value, refer to the assembly code below.

(Example)

```
char Zero_offset;           // signed value
#pragma ASM
    mov  A, #0              ;
    mov  DPTR, #4007h      ; ADC Zero offset value is addressed at 0x4007
    movc A, @A+DPTR        ; A = ADC zero offset value
#pragma ENDASM
Zero_offset = ACC;         //
```

Note) When using the ADC, set the direction of the port as input mode. (PxIO)

11.7.2 Block Diagram




Figure 11-22 ADC Block Diagram




Figure 11-23 A/D Analog Input Pin Connecting Capacitor




Figure 11-24 A/D Power(AVDD) Pin Connecting Capacitor

### 11.7.3 ADC Operation




Figure 11-25 ADC Operation for Align bit




Figure 11-26 Converter Operation Flow

#### 11.7.4 Register Map

| Name  | Address | Dir          | Default | Description                        |
|-------|---------|--------------|---------|------------------------------------|
| ADCM  | 95H     | R/W          | 8FH     | A/D Converter Mode Register        |
| ADCRL | 96H     | R            | xxH     | A/D Converter Result High Register |
| ADCRH | 97H     | R            | xxH     | A/D Converter Result Low Register  |
| ADCM1 | 96H     | R/W (STBY=1) | 01H     | A/D Converter Mode 1 Register      |
| ADCM1 | 96H     | W (STBY=0)   | 01H     | A/D Converter Mode 1 Register      |

#### 11.7.5 Register description for ADC

Note) when STBY bit is set to '1', ADCM1 can be read. If ADC enables, it is possible only to write ADCM1. When reading, ADCRH is read.

**ADCM (A/D Converter Mode Register) : 95H**

| 7    | 6    | 5      | 4     | 3      | 2      | 1      | 0      |
|------|------|--------|-------|--------|--------|--------|--------|
| STBY | ADST | REFSEL | AFLAG | ADSEL3 | ADSEL2 | ADSEL1 | ADSEL0 |
| RW   | RW   | RW     | R     | RW     | RW     | RW     | RW     |

Initial value : 8FH

|            |   |                                 |        |        |                           |
|------------|---|---------------------------------|--------|--------|---------------------------|
| STBY       | Control operation of A/D standby (power down) |                                 |        |        |                           |
|            | 0   | ADC module enable               |        |        |                           |
|            | 1   | ADC module disable (power down) |        |        |                           |
| ADST       | Control A/D Conversion stop/start.            |                                 |        |        |                           |
|            | 0   | ADC Conversion Stop             |        |        |                           |
|            | 1   | ADC Conversion Start            |        |        |                           |
| REFSEL     | A/D Converter reference selection             |                                 |        |        |                           |
|            | 0   | Internal Reference (VDD)        |        |        |                           |
|            | 1   | External Reference(AVREF)       |        |        |                           |
| AFLAG      | A/D Converter operation state                 |                                 |        |        |                           |
|            | 0   | During A/D Conversion           |        |        |                           |
|            | 1   | A/D Conversion finished         |        |        |                           |
| ADSEL[3:0] | A/D Converter input selection                 |                                 |        |        |                           |
|            | ADSEL3  | ADSEL2                          | ADSEL1 | ADSEL0 | Description               |
|            | 0   | 0                               | 0      | 0      | Channel0(AN0)             |
|            | 0   | 0                               | 0      | 1      | Channel1(AN1)             |
|            | 0   | 0                               | 1      | 0      | Channel2(AN2)             |
|            | 0   | 0                               | 1      | 1      | Channel3(AN3)             |
|            | 0   | 1                               | 0      | 0      | Channel4(AN4)             |
|            | 0   | 1                               | 0      | 1      | Channel5(AN5)             |
|            | 0   | 1                               | 1      | 0      | Channel6(AN6)             |
|            | 0   | 1                               | 1      | 1      | Channel7(AN7)             |
|            | 1   | 0                               | 0      | 0      | Channel8(AN8)             |
|            | 1   | 0                               | 0      | 1      | Channel9(AN9)             |
|            | 1   | 0                               | 1      | 0      | Channel10(AN10)           |
|            | 1   | 0                               | 1      | 1      | Channel11(AN11)           |
|            | 1   | 1                               | 0      | 0      | Channel12(AN12)           |
|            | 1   | 1                               | 0      | 1      | Channel13(AN13)           |
|            | 1   | 1                               | 1      | 0      | Channel14(AN14)           |
|            | 1   | 1                               | 1      | 1      | Channel15(VDD18), default |

**ADCRH (A/D Converter Result High Register) : 97H**

| 7      | 6      | 5     | 4     | 3               | 2               | 1              | 0              |
|--------|--------|-------|-------|-----------------|-----------------|----------------|----------------|
| ADDM11 | ADDM10 | ADDM9 | ADDM8 | ADDM7<br>ADDL11 | ADDM6<br>ADDL10 | ADDM5<br>ADDL9 | ADDM4<br>ADDL8 |
| R      | R      | R     | R     | R               | R               | R              | R              |

Initial value : xxH

ADDM[11:4] MSB align, A/D Converter High result (8-bit), default

ADDL[11:8] LSB align, A/D Converter High result (4-bit)



**ADCRL (A/D Converter Result Low Register) : 96H**

|                |                |                |                |       |       |       |       |
|----------------|----------------|----------------|----------------|-------|-------|-------|-------|
| 7              | 6              | 5              | 4              | 3     | 2     | 1     | 0     |
| ADDM3<br>ADDL7 | ADDM2<br>ADDL6 | ADDM1<br>ADDL5 | ADDM0<br>ADDL4 | ADDL3 | ADDL2 | ADDL1 | ADDL0 |
| R              | R              | R              | R              | R     | R     | R     | R     |

Initial value : xxH

ADDM[3:0]      MSB align, A/D Converter Low result (4-bit), default  
 ADDL[7:0]      LSB align, A/D Converter Low result (8-bit)

**ADCM1 (A/D Converter Mode Register) : 96H**

|        |       |       |       |       |   |       |        |        |
|--------|-------|-------|-------|-------|---|-------|--------|--------|
|        | 7     | 6     | 5     | 4     | 3 | 2     | 1      | 0      |
|        | EXTRG | TSEL2 | TSEL1 | TSEL0 | - | ALIGN | CKSEL1 | CKSELO |
| STBY=1 | RW(   | RW    | RW    | RW    | - | RW    | RW     | RW     |
| STBY=0 | W     | W     | W     | W     | - | W     | W      | W      |

Initial value : 01H

EXTRG      A/D external Trigger  
 A/D conversion Start by external Trigger, and Stop by clearing this bit  
 0      A/D conversion Stop and External Trigger disable  
 1      External Trigger enable

TSEL[2:0]      A/D Trigger Source selection

| TSEL2 | TSEL1 | TSEL0 | Description          |
|-------|-------|-------|----------------------|
| 0     | 0     | 0     | External Interrupt 0 |
| 0     | 0     | 1     | External Interrupt 1 |
| 0     | 1     | 0     | External Interrupt 2 |
| 0     | 1     | 1     | -                    |
| 1     | 0     | 0     | Timer0 interrupt     |
| 1     | 0     | 1     | Timer1 interrupt     |
| 1     | 1     | 0     | Timer2 interrupt     |
| 1     | 1     | 1     | Timer3 interrupt     |

ALIGN      A/D Converter data align selection.  
 0      MSB align (ADCRH[7:0], ADCRL[7:4]), default  
 1      LSB align (ADCRH[3:0], ADCRL[7:0])

CKSEL[1:0]      A/D Converter Clock selection

| CKSEL1 | CKSELO | ADC Clock     | ADC VDD   |
|--------|--------|---------------|-----------|
| 0      | 0      | fx/2          | Test Only |
| 0      | 1      | fx/4, default | 3V~5V     |
| 1      | 0      | fx/8          | 2.7V~3V   |
| 1      | 1      | fx/32         | 2.4V~2.7V |

Note) 1. fx : system clock  
 2. ADC clock have to be used 3MHz under

## 12. Power Down Operation

### 12.1 Overview

The MC97F1316S has three power-down modes to minimize the power consumption of the device. In power down mode, power consumption is reduced considerably. The device provides three kinds of power saving functions, IDLE, STOP1 and STOP2 mode. In three modes, program is stopped.

To go to STOP1 mode, WDTRC should be set by writing '1' to WDTRCON bit in SCCR register.

### 12.2 Peripheral Operation in IDLE/STOP Mode

**Table 12-1 Peripheral Operation during Power Down Mode.**

| Peripheral             | IDLE Mode                     | STOP1 Mode  | STOP2 Mode  |
|------------------------|-------------------------------|---|---|
| CPU                    | ALL CPU Operation are Disable | ALL CPU Operation are Disable   | ALL CPU Operation are Disable   |
| RAM                    | Retain                        | Retain  | Retain  |
| Basic Interval Timer   | Operates Continuously         | Operates Continuously   | Stop  |
| Watch Dog Timer        | Operates Continuously         | Operates Continuously   | Stop  |
| Timer                  | Operates Continuously         | Halted (Only when the Event Counter Mode is Enable, Timer operates Normally)            | Halted (Only when the Event Counter Mode is Enable, Timer operates Normally)  |
| SPI                    | Operates Continuously         | Only operate with external clock  | Only operate with external clock  |
| Internal OSC (8MHz)    | Oscillation                   | Stop  | Stop  |
| Main OSC (1~8MHz)      | Oscillation                   | Stop  | Stop  |
| Internal RCOSC (64kHz) | Oscillation                   | Oscillation   | Stop  |
| I/O Port               | Retain                        | Retain  | Retain  |
| Control Register       | Retain                        | Retain  | Retain  |
| Address Data Bus       | Retain                        | Retain  | Retain  |
| Release Method         | By RESET, all Interrupts      | By RESET, SPI (External clock), External Interrupt (with PCI), WDT, BIT, BOD, TIMER(EC) | By RESET, SPI (External clock), External Interrupt (with PCI), BOD, TIMER(EC) |

### 12.3 IDLE mode

The power control register is set to '01h' to enter the IDLE Mode. In this mode, the internal oscillation circuits remain active. Oscillation continues and peripherals are operated normally but CPU stops. It is released by reset or interrupt. To be released by interrupt, interrupt should be enabled before IDLE mode. If using reset, because the device becomes initialized state, the registers have reset value.




Figure 12-1 IDLE Mode Release Timing by External Interrupt




Figure 12-2 IDLE Mode Release Timing by /RESET

(Ex) MOV PCON, #0000\_0001b ; setting of IDLE mode : set the bit of STOP and IDLE Control register (PCON)

### 12.4 STOP mode

The power control register is set to '03h' to enter the STOP Mode. In the stop mode, the main oscillator, system clock and peripheral clock is stopped, but watch timer continue to operate if WDTRCON bit in SCCR register is written to '1'. With the clock frozen, all functions are stoped, but the on-chip RAM and control registers are held.

The source for exit from STOP mode is hardware reset and interrupts. The reset re-defines all the control registers.

When exit from STOP mode, enough oscillation stabilization time is required to normal operation. Figure 12-3 shows the timing diagram. When released from STOP mode, the Basic interval timer is activated on wake-up. Therefore, before STOP instruction, user must be set its relevant prescaler divide ratio to have long enough time (more than 20msec). this guarantees that oscillator has started and stabilized.




Figure 12-3 STOP Mode Release Timing by External Interrupt




Figure 12-4 STOP Mode Release Timing by /RESET

### 12.5 Release Operation of STOP1, 2 Mode

After STOP1, 2 mode is released, the operation begins according to content of related interrupt register just before STOP1, 2 mode start (Figure 12-5). Interrupt Enable Flag of All (EA) of IE should be set to `1`. Released by only interrupt which each interrupt enable flag = `1`, and jump to the relevant interrupt service routine.




Figure 12-5 STOP1, 2 Mode Release Flow

## 12.5.1 Register Map

Table 12-2 Register Map

| Name | Address | Dir | Default | Description            |
|------|---------|-----|---------|------------------------|
| PCON | 87H     | R/W | 00H     | Power Control Register |

## 12.5.2 Register description for Power Down Operation

### PCON (Power Control Register) : 87H

| 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
|------|------|------|------|------|------|------|------|
| bit7 | bit6 | bit5 | bit4 | bit3 | bit2 | bit1 | bit0 |
| RW   | RW   | RW   | RW   | RW   | RW   | RW   | RW   |

Initial value : 00H

01H IDLE mode enable

03H STOP1, 2 mode enable

Note)

- To enter IDLE mode, PCON must be set to '01H'.
- To STOP1,2 mode, PCON must be set to '03H'.  
(In STOP1,2 mode, PCON register is cleared automatically by interrupt or reset)
- When PCON is set to '03H', if SCCR[7] is set to '1', it enters the STOP1 mode. If SCCR[7] is cleared to '0', it enters the STOP2 mode
- The different thing in STOP 1,2 is only clock operation of internal 64kHz-OSC during STOP mode operating.

## 13. RESET

### 13.1 Overview

The MC97F1316S has reset by external RESETB pin. The following is the hardware setting value.

Table 13-1 Reset state

| On Chip Hardware     | Initial Value              |
|----------------------|----------------------------|
| Program Counter (PC) | 0000h                      |
| Accumulator          | 00h                        |
| Stack Pointer (SP)   | 07h                        |
| Peripheral Clock     | On                         |
| Control Register     | Peripheral Registers refer |
| Brown-Out Detector   | Enable                     |

### 13.2 Reset source

The MC97F1316S has seven types of reset generation procedures. The following is the reset sources.

- External RESETB (In the case of RSTDIS = '0')
- Power ON RESET (POR)
- WDT Overflow Reset (In the case of WDTEN = '1')
- BOD Reset (In the case of BODLS ≠ '000')
- LVD Reset (In the case of LVROFF = '0')
- OCD2 Reset

### 13.3 Block Diagram




Figure 13-1 RESET Block Diagram

### 13.4 RESET Noise Canceller

The Figure 13-2 is the Noise canceller diagram for Noise cancel of RESET. It has the Noise cancel value of about 7us (@V<sub>DD</sub>=5V) to the low input of System Reset.




Figure 13-2 Reset noise canceller time diagram

### 13.5 Power ON RESET

When rising device power, the POR (Power ON Reset) have a function to reset the device. If using POR, it executes the device RESET function instead of the RESET IC or the RESET circuits. And External RESET PIN is able to use as Normal input pin.




Figure 13-3 Fast VDD rising time






Figure 13-4 Internal RESET Release Timing On Power-Up




Figure 13-5 Configuration timing when Power-on (at 8Mhz)




Figure 13-6 Boot Process Wave Form

Table 13-2 Boot Process Description

| Process | Description  | Remarks   |
|---------|--|---|
| ①       | -No Operation  |   |
| ②       | -1st POR level Detection<br>-Internal OSC (16MHz) ON   | -about 1.2V ~ 1.6V  |
| ③       | - (INT-OSC 16MHz/4)×29h Delay section (=10ms)<br>-VDD input voltage must rise over than flash operating voltage for configure option read    | -Slew Rate $\geq$ 0.025V/ms   |
| ④       | - Config read point  | -about 1.5V ~ 1.6V<br>-Config Value is determined by Writing Option |
| ⑤       | - Rising section to Reset Release Level  | -16ms point after POR or Ext_reset release                          |
| ⑥       | - Reset Release section (BIT overflow)<br>i) after16ms, after External Reset Release (External reset)<br>ii) 16ms point after POR (POR only) | - BIT is used for Peripheral stability                              |
| ⑦       | -Normal operation  |   |

### 13.6 External RESETB Input

The External RESETB is the input to a Schmitt trigger. A reset is accomplished by holding the reset pin low for at least 8µs over, within the operating voltage range and oscillation stable, it is applied, and the internal state is initialized. After reset state becomes '1', it needs the stabilization time with 16ms and after the stable state, the internal RESET becomes '1'. The Reset process step needs 5 oscillator clocks. And the program execution starts at the vector address stored at address 0000H.




Figure 13-7 Timing Diagram after RESET




Figure 13-8 Oscillator generating waveform example

Note) as shown Figure 13-8, the stable generating time is not included in the start-up time.

### 13.7 Brown Out Detector Processor

The MC97F1316S has an On-chip Brown-out detection circuit for monitoring the VDD level during operation by comparing it to a fixed trigger level. The trigger level for the BOD can be selected by BODLS[2:0] bit to be 2.15V, 2.45V, 2.65V, 3.15V, 3.65V or 4.15V. In the STOP mode, this will contribute significantly to the total current consumption. So to minimize the current consumption, it is necessary to enable BOD by select BODLS the BODEN bit is set to off by software.




Figure 13-9 Block Diagram of BOD




Figure 13-10 Internal Reset at the power fail situation




Figure 13-11 Configuration timing when BOD RESET

### 13.7.1 Register Map

Table 13-3 Register Map

| Name | Address | Dir | Default | Description                |
|------|---------|-----|---------|----------------------------|
| RSFR | 86H     | R/W | 84H     | Reset Source Flag register |
| BODR | 8FH     | R/W | 00H     | BOD Control register       |

### 13.7.2 Register description for Reset Operation

#### RSFR (Reset Source Flag register) : 86H

| 7    | 6     | 5     | 4     | 3     | 2     | 1 | 0 |
|------|-------|-------|-------|-------|-------|---|---|
| PORF | EXTRF | WDTRF | OCDRF | BODRF | LVDRF | - | - |
| RW   | RW    | RW    | RW    | RW    | RW    | - | - |

Initial value : 84H

|       |  |
|-------|--|
| PORF  | Power-On Reset flag bit. The bit is reset by writing '0' to this bit.<br>0 No detection<br>1 Detection   |
| EXTRF | External Reset flag bit. The bit is reset by writing '0' to this bit or by Power ON reset.<br>0 No detection<br>1 Detection                                  |
| WDTRF | Watch Dog Reset flag bit. The bit is reset by writing '0' to this bit or by Power ON reset.<br>0 No detection<br>1 Detection                                 |
| OCDRF | On-Chip Debug2 Reset flag bit. The bit is reset by writing '0' to this bit or by Power ON reset.<br>0 No detection<br>1 Detection                            |
| BODRF | Brown-Out Reset & Interrupt flag bit. The bit is reset by writing '0' to this bit or by Power ON reset or by BOD ack signal<br>0 No detection<br>1 Detection |
| LVDRF | Low Voltage Detect flag bit. The bit is reset by writing '0' to this bit or by Power ON reset.<br>0 No detection<br>1 Detection                              |

**BODR (BOD Control Register) : 8FH**

| 7      | 6        | 5 | 4 | 3       | 2      | 1      | 0      |
|--------|----------|---|---|---------|--------|--------|--------|
| LVROFF | BODINTON | - | - | ENBODST | BODLS2 | BODLS1 | BODLS0 |
| R/W    | R/W      | - | - | R/W     | R/W    | R/W    | R/W    |

Initial value : 00H

LVROFF Select LVR ON or OFF

0 LVR ON

1 LVR OFF

BODINTON Select BOD reset or Interrupt

0 Reset

1 Interrupt

ENBODST Select STOP mode BOD enable or disable

0 disable

1 enable

BODLS[2:0] BOD level Voltage

| BODLS2 | BODLS1 | BODLS0 | Description           |
|--------|--------|--------|-----------------------|
| 0      | 0      | 0      | BOD disable (default) |
| 0      | 0      | 1      | 2.15V                 |
| 0      | 1      | 0      | 2.45V                 |
| 0      | 1      | 1      | 2.65V                 |
| 1      | 0      | 0      | 3.15V                 |
| 1      | 0      | 1      | 3.65V                 |
| 1      | 1      | 0      | 4.15V                 |
| 1      | 1      | 1      | reserved              |

## 14. On-chip Debug System

### 14.1 Overview

#### 14.1.1 Description

On-chip debug System (OCD2) of MC97F1316OCD can be used for programming the non-volatile memories and on-chip debugging. Detailed descriptions for programming via the OCD2 interface can be found in the following chapter.

Figure 14-1 shows a block diagram of the OCD2 interface and the On-chip Debug system.

#### 14.1.2 Feature

- Two-wire external interface: 1-wire serial clock input, 1-wire bi-directional serial data bus
- Debugger Access to:
  - All Internal Peripheral Units
  - Internal data RAM
  - Program Counter
  - Flash Memory
- Extensive On-chip Debug Support for Break Conditions, Including
  - Break Instruction
  - Single Step Break
  - Program Memory Break Points on Single Address
  - Programming of Flash, Fuses, and Lock Bits through the two-wire Interface
  - On-chip Debugging Supported by OCD2 Dongle
- Operating frequency
  - Supports the maximum frequency of the target MCU






Figure 14-1 Block Diagram of On-chip Debug System

## 14.2 Two-pin external interface

### 14.2.1 Basic transmission packet

- 10-bit packet transmission using two-pin interface.
- 1-packet consists of 8-bit data, 1-bit parity and 1-bit acknowledge.
- Parity is even of '1' for 8-bit data in transmitter.
- Receiver generates acknowledge bit as '0' when transmission for 8-bit data and its parity has no error.
- When transmitter has no acknowledge (Acknowledge bit is '1' at tenth clock), error process is executed in transmitter.
- When acknowledge error is generated, host PC makes stop condition and transmits command which has error again.
- Background debugger command is composed of a bundle of packet.
- Start condition and stop condition notify the start and the stop of background debugger command respectively.




Figure 14-2 10-bit transmission packet

### 14.2.2 Packet transmission timing

#### 14.2.2.1 Data transfer




Figure 14-3 Data transfer on the twin bus

14.2.2.2 Bit transfer




Figure 14-4 Bit transfer on the serial bus

14.2.2.3 Start and stop condition




Figure 14-5 Start and stop condition

14.2.2.4 Acknowledge bit




Figure 14-6 Acknowledge on the serial bus




Figure 14-7 Clock synchronization during wait procedure

### 14.2.3 Connection of transmission

Two-pin interface connection uses open-drain (wire-AND bidirectional I/O).




Figure 14-8 Connection of transmission

## 15. Configure option

### 15.1 Configure option Control Register

#### FUSE\_CFG0 (Pseudo-Configure Data)

| 7 | 6 | 5      | 4      | 3      | 2      | 1 | 0     |
|---|---|--------|--------|--------|--------|---|-------|
|   |   | RSTDIS | XTS[2] | XTS[1] | XTS[0] |   | LOCKF |
|   |   | R      | R      | R      | R      |   | R     |

Initial value :20H

|          |                             |
|----------|-----------------------------|
| RSTDIS   | Select RESETB pin           |
| 0        | Enable RESETB pin           |
| 1        | Disable RESETB pin(default) |
| XTS[2:0] | Oscillator Type Selection   |
| 000      | Internal RC 8MHz            |
| 001      | Internal RC 4MHz            |
| 010      | Internal RC 2MHz            |
| 011      | Do not use                  |
| 100      | Do not use                  |
| 101      | Do not use                  |
| 110      | Do not use                  |
| 111      | Internal RC 16MHz           |
|          | Code Read Protection Bit    |
| LOCKF    | 0 LOCK Disable              |
|          | 1 LOCK Enable               |

## 16. APPENDIX

### A. Instruction Table

Instructions are either 1, 2 or 3 bytes long as listed in the 'Bytes' column below.

Each instruction takes either 1, 2 or 4 machine cycles to execute as listed in the following table.

1 machine cycle comprises 2 system clock cycles.

| ARITHMETIC    |  |                   |       |        |         |
|---------------|--|-------------------|-------|--------|---------|
| Mnemonic      | Description  | Operation         | Bytes | Cycles | Opcod e |
| ADD A,Rn      | Add register to A  | $A=A+Rn$          | 1     | 1      | 28-2F   |
| ADD A,direct  | Add direct byte to A   | $A=A+direct$      | 2     | 1      | 25      |
| ADD A,@Ri     | Add indirect memory to A                                     | $A=A+@Ri$         | 1     | 1      | 26-27   |
| ADD A,#data   | Add immediate to A   | $A=A+data$        | 2     | 1      | 24      |
| ADDC A,Rn     | Add register to A with carry                                 | $A=A+Rn+C$        | 1     | 1      | 38-3F   |
| ADDC A,direct | Add direct byte to A with carry                              | $A=A+direct+C$    | 2     | 1      | 35      |
| ADDC A,@Ri    | Add indirect memory to A with carry                          | $A=A+@Ri+C$       | 1     | 1      | 36-37   |
| ADDC A,#data  | Add immediate to A with carry                                | $A=A+data+C$      | 2     | 1      | 34      |
| SUBB A,Rn     | Subtract register from A with borrow                         | $A=A-Rn-C$        | 1     | 1      | 98-9F   |
| SUBB A,direct | Subtract direct byte from A with borrow                      | $A=A-direct-C$    | 2     | 1      | 95      |
| SUBB A,@Ri    | Subtract indirect memory from A with borrow                  | $A=A-@Ri-C$       | 1     | 1      | 96-97   |
| SUBB A,#data  | Subtract immediate from A with borrow                        | $A=A-data-C$      | 2     | 1      | 94      |
| INC A         | Increment A  | $A=A+1$           | 1     | 1      | 04      |
| INC Rn        | Increment register   | $Rn=Rn+1$         | 1     | 1      | 08-0F   |
| INC direct    | Increment direct byte  | $direct=direct+1$ | 2     | 1      | 05      |
| INC @Ri       | Increment indirect memory                                    | $@Ri=@Ri+1$       | 1     | 1      | 06-07   |
| DEC A         | Decrement A  | $A=A-1$           | 1     | 1      | 14      |
| DEC Rn        | Decrement register   | $Rn=Rn-1$         | 1     | 1      | 18-1F   |
| DEC direct    | Decrement direct byte  | $Direct=direct-1$ | 2     | 1      | 15      |
| DEC @Ri       | Decrement indirect memory                                    | $@Ri=@Ri-1$       | 1     | 1      | 16-17   |
| INC DPTR      | Increment data pointer                                       | $DPTR=DPTR+1$     | 1     | 2      | A3      |
| MUL AB        | Multiply A by B<br>(the high byte remains in the B register) | $\{B,A\}=A*B$     | 1     | 4      | A4      |
| DIV AB        | Divide A by B (A=quotient, B=remainder)                      | $\{A,B\}=A/B$     | 1     | 4      | 84      |
| DA A          | Decimal Adjust A   | $A=\{AH+6,AL+6\}$ | 1     | 1      | D4      |

| LOGICAL          |                                       |                       |       |        |        |
|------------------|---------------------------------------|-----------------------|-------|--------|--------|
| Mnemonic         | Description                           | Operation             | Bytes | Cycles | Opcode |
| ANL A,Rn         | AND register to A                     | $A=A\&Rn$             | 1     | 1      | 58-5F  |
| ANL A,direct     | AND direct byte to A                  | $A=A\&direct$         | 2     | 1      | 55     |
| ANL A,@Ri        | AND indirect memory to A              | $A=A\&@Ri$            | 1     | 1      | 56-57  |
| ANL A,#data      | AND immediate to A                    | $A=A\&data$           | 2     | 1      | 54     |
| ANL direct,A     | AND A to direct byte                  | $direct=direct\&A$    | 2     | 1      | 52     |
| ANL direct,#data | AND immediate to direct byte          | $direct=direct\&data$ | 3     | 2      | 53     |
| ORL A,Rn         | OR register to A                      | $A=A Rn$              | 1     | 1      | 48-4F  |
| ORL A,direct     | OR direct byte to A                   | $A=A direct$          | 2     | 1      | 45     |
| ORL A,@Ri        | OR indirect memory to A               | $A=A @Ri$             | 1     | 1      | 46-47  |
| ORL A,#data      | OR immediate to A                     | $A=A data$            | 2     | 1      | 44     |
| ORL direct,A     | OR A to direct byte                   | $direct=direct A$     | 2     | 1      | 42     |
| ORL direct,#data | OR immediate to direct byte           | $direct=direct data$  | 3     | 2      | 43     |
| XRL A,Rn         | Exclusive-OR register to A            | $A=A\^Rn$             | 1     | 1      | 68-6F  |
| XRL A,direct     | Exclusive-OR direct byte to A         | $A=A\^direct$         | 2     | 1      | 65     |
| XRL A,@Ri        | Exclusive-OR indirect memory to A     | $A=A\^@Ri$            | 1     | 1      | 66-67  |
| XRL A,#data      | Exclusive-OR immediate to A           | $A=A\^data$           | 2     | 1      | 64     |
| XRL direct,A     | Exclusive-OR A to direct byte         | $direct=direct\^A$    | 2     | 1      | 62     |
| XRL direct,#data | Exclusive-OR immediate to direct byte | $direct=direct\^data$ | 3     | 2      | 63     |

|        |   |           |   |   |    |
|--------|---|-----------|---|---|----|
| CLR A  | Clear A                                       | A=#00H    | 1 | 1 | E4 |
| CPL A  | Complement A                                  | A=~A      | 1 | 1 | F4 |
| SWAP A | Swap Nibbles of A                             | A={AL,AH} | 1 | 1 | C4 |
| RL A   | Rotate A left (bit7→bit0)                     | A=A<<1    | 1 | 1 | 23 |
| RLC A  | Rotate A left through carry (bit7→C, C→bit0)  | A=C,A<<   | 1 | 1 | 33 |
| RR A   | Rotate A right (bit0→bit7)                    | A=A>>1    | 1 | 1 | 03 |
| RRC A  | Rotate A right through carry (C→bit7, bit0→C) | A=C,A>>1  | 1 | 1 | 13 |

| DATA TRANSFER       |                                       |                       |       |        |        |
|---------------------|---------------------------------------|-----------------------|-------|--------|--------|
| Mnemonic            | Description                           | Operation             | Bytes | Cycles | Opcode |
| MOV A,Rn            | Move register to A                    | A=Rn                  | 1     | 1      | E8-EF  |
| MOV A,direct        | Move direct byte to A                 | A=direct              | 2     | 1      | E5     |
| MOV A,@Ri           | Move indirect memory to A             | A=@Ri                 | 1     | 1      | E6-E7  |
| MOV A,#data         | Move immediate to A                   | A=data                | 2     | 1      | 74     |
| MOV Rn,A            | Move A to register                    | Rn=A                  | 1     | 1      | F8-FF  |
| MOV Rn,direct       | Move direct byte to register          | Rn=direct             | 2     | 2      | A8-AF  |
| MOV Rn,#data        | Move immediate to register            | Rn=data               | 2     | 1      | 78-7F  |
| MOV direct,A        | Move A to direct byte                 | direct=A              | 2     | 1      | F5     |
| MOV direct,Rn       | Move register to direct byte          | direct=Rn             | 2     | 2      | 88-8F  |
| MOV direct1,direct2 | Move direct byte to direct byte       | direct1=direct2       | 3     | 2      | 85     |
| MOV direct,@Ri      | Move indirect memory to direct byte   | direct=@Ri            | 2     | 2      | 86-87  |
| MOV direct,#data    | Move immediate to direct byte         | direct=data           | 3     | 2      | 75     |
| MOV @Ri,A           | Move A to indirect memory             | @Ri=A                 | 1     | 1      | F6-F7  |
| MOV @Ri,direct      | Move direct byte to indirect memory   | @Ri=direct            | 2     | 2      | A6-A7  |
| MOV @Ri,#data       | Move immediate to indirect memory     | @Ri=data              | 2     | 1      | 76-77  |
| MOV DPTR,#data      | Move immediate to data pointer        | DPTR=data16           | 3     | 3      | 90     |
| MOVC A,@A+DPTR      | Move code byte relative DPTR to A     | A=@A+DPTR             | 1     | 2      | 93     |
| MOVC A,@A+PC        | Move code byte relative PC to A       | A=@A+PC               | 1     | 2      | 83     |
| MOVX A,@Ri          | Move external data(A8) to A           | A=@Ri                 | 1     | 2      | E2-E3  |
| MOVX A,@DPTR        | Move external data(A16) to A          | A=@DPTR               | 1     | 2      | E0     |
| MOVX @Ri,A          | Move A to external data(A8)           | @Ri=A                 | 1     | 2      | F2-F3  |
| MOVX @DPTR,A        | Move A to external data(A16)          | @DPTR=A               | 1     | 2      | F0     |
| PUSH direct         | Push direct byte onto stack           | SP=SP+1,SP=direct     | 2     | 2      | C0     |
| POP direct          | Pop direct byte from stack            | Direct=SP,SP=SP-1     | 2     | 2      | D0     |
| XCH A,Rn            | Exchange A and register               | A<->Rn                | 1     | 1      | C8-CF  |
| XCH A,direct        | Exchange A and direct byte            | A<->direct            | 2     | 1      | C5     |
| XCH A,@Ri           | Exchange A and indirect memory        | A<->@Ri               | 1     | 1      | C6-C7  |
| XCHD A,@Ri          | Exchange A and indirect memory nibble | {AH,@RiL}<->{@RiH,AL} | 1     | 1      | D6-D7  |

| BOOLEAN    |                                 |           |       |        |        |
|------------|---------------------------------|-----------|-------|--------|--------|
| Mnemonic   | Description                     | Operation | Bytes | Cycles | Opcode |
| CLR C      | Clear carry                     | C=0       | 1     | 1      | C3     |
| CLR bit    | Clear direct bit                | bit=0     | 2     | 1      | C2     |
| SETB C     | Set carry                       | C=1       | 1     | 1      | D3     |
| SETB bit   | Set direct bit                  | bit=1     | 2     | 1      | D2     |
| CPL C      | Complement carry                | C=/C      | 1     | 1      | B3     |
| CPL bit    | Complement direct bit           | bit=/bit  | 2     | 1      | B2     |
| ANL C,bit  | AND direct bit to carry         | C=C&bit   | 2     | 2      | 82     |
| ANL C,/bit | AND direct bit inverse to carry | C=C&/bit  | 2     | 2      | B0     |
| ORL C,bit  | OR direct bit to carry          | C=C bit   | 2     | 2      | 72     |
| ORL C,/bit | OR direct bit inverse to carry  | C=C /bit  | 2     | 2      | A0     |
| MOV C,bit  | Move direct bit to carry        | C=bit     | 2     | 1      | A2     |
| MOV bit,C  | Move carry to direct bit        | bit=C     | 2     | 2      | 92     |

| BRANCHING          |  |   |       |        |        |
|--------------------|--|---|-------|--------|--------|
| Mnemonic           | Description                              |   | Bytes | Cycles | Opcode |
| ACALL addr 11      | Absolute jump to subroutine              | SP=SP+1,SP=PCL<br>SP=SP+1,SP=PCH<br>PC=addr11     | 2     | 2      | 11→F1  |
| LCALL addr 16      | Long jump to subroutine                  | SP=SP+1,SP=PCL<br>SP=SP+1,SP=PCH<br>PC=addr16     | 3     | 2      | 12     |
| RET                | Return from subroutine                   | PCH=SP,SP=SP-1<br>PCL=SP,SP=SP-1<br>PC={PCH, PCL} | 1     | 2      | 22     |
| RETI               | Return from interrupt                    | PCH=SP,SP=SP-1<br>PCL=SP,SP=SP-1<br>PC={PCH, PCL} | 1     | 2      | 32     |
| AJMP addr 11       | Absolute jump unconditional              | PC=addr11   | 2     | 2      | 01→E1  |
| LJMP addr 16       | Long jump unconditional                  | PC=addr16   | 3     | 2      | 02     |
| SJMP rel           | Short jump (relative address)            | PC=PC+rel   | 2     | 2      | 80     |
| JC rel             | Jump on carry = 1                        | if(C=1),PC=PC+rel                                 | 2     | 2      | 40     |
| JNC rel            | Jump on carry = 0                        | if(C≠1),PC=PC+rel                                 | 2     | 2      | 50     |
| JB bit,rel         | Jump on direct bit = 1                   | if(bit=1),PC=PC+rel                               | 3     | 2      | 20     |
| JNB bit,rel        | Jump on direct bit = 0                   | if(bit≠1),PC=PC+rel                               | 3     | 2      | 30     |
| JBC bit,rel        | Jump on direct bit = 1 and clear         | if(bit=1),PC=PC+rel<br>bit=0                      | 3     | 2      | 10     |
| JMP @A+DPTR        | Jump indirect relative DPTR              | PC=@A+DPTR  | 1     | 2      | 73     |
| JZ rel             | Jump on accumulator = 0                  | if(A=00h),PC=PC+rel                               | 2     | 2      | 60     |
| JNZ rel            | Jump on accumulator ≠ 0                  | if(A≠00h),PC=PC+rel                               | 2     | 2      | 70     |
| CJNE A,direct,rel  | Compare A,direct jne relative            | if(A≠direct),PC=PC+rel<br>                        | 3     | 2      | B5     |
| CJNE A,#data,rel   | Compare A,immediate jne relative         | if(A≠data),PC=PC+rel                              | 3     | 2      | B4     |
| CJNE Rn,#data,rel  | Compare register, immediate jne relative | if(Rn≠data),PC=PC+rel<br>                         | 3     | 2      | B8-BF  |
| CJNE @Ri,#data,rel | Compare indirect, immediate jne relative | if(@Ri≠data),PC=PC+rel<br>rel                     | 3     | 2      | B6-B7  |
| DJNZ Rn,rel        | Decrement register, jnz relative         | Rn=Rn-1<br>if(Rn≠00h),PC=PC+rel                   | 2     | 2      | D8-DF  |
| DJNZ direct,rel    | Decrement direct byte, jnz relative      | direct=direct-1<br>if(direct≠00h),PC=PC+rel       | 3     | 2      | D5     |

| MISCELLANEOUS |              |           |       |        |        |
|---------------|--------------|-----------|-------|--------|--------|
| Mnemonic      | Description  | Operation | Bytes | Cycles | Opcode |
| NOP           | No operation | -         | 1     | 1      | 00     |

| ADDITIONAL INSTRUCTIONS (selected through EO[7:4]) |  |           |       |        |        |
|--|--|-----------|-------|--------|--------|
| Mnemonic   | Description  | Operation | Bytes | Cycles | Opcode |
| MOVC @(DPTR++),A                                   | M8051W/M8051EW-specific instruction supporting software download into program memory |           | 1     | 2      | A5     |
| TRAP   | Software break command   |           | 1     | 1      | A5     |

In the above table, an entry such as E8-EF indicates a continuous block of hex op-codes used for 8 different registers, the register numbers of which are defined by the lowest three bits of the corresponding code. Non-continuous blocks of codes, shown as 11→F1 (for example), are used for absolute jumps and calls, with the top 3 bits of the code being used to store the top three bits of the destination address.



## B. Package relation

|   | MC97F1316SD | MC97F1316SG | MC97F1316SM | MC97F1216SD                  | MC97F1215SD                           |
|---|-------------|-------------|-------------|------------------------------|---------------------------------------|
| Pin count   | 32          | 28          | 28          | 20                           | 20                                    |
| Max I/O   | 30          | 26          | 26          | 18                           | 18                                    |
| Difference<br>(removed<br>functions<br>on standard<br>MC97F1316S) |             | P2[5:2]     | P2[5:2]     | P2[5:2]                      | P2[5:2]                               |
|   |             |             |             | P3[7:0]<br>High current port | P3[5:4], P3[1:0]<br>High current port |
|   |             |             |             |                              | P0[4:3]<br>AIN3, AIN2,<br>USS, SS     |
|   |             |             |             |                              | P1[2:1]                               |

Note)

When using 28-pin, 20-pin, products, floating port should be set to input pull-up or output state in order to prevent current consumption.