
CMOS single-chip 8-bit MCU with 128 Kbytes Flash Code Memory



MC97F60128
MC97F68128
MC97F66128

Main features

- **8-bit Microcontroller compatible with MCS@51 products**
- **Basic MCU Function**
 - 128 Kbytes Flash Code Memory
 - 8,448 bytes SRAM
- **Built-in Analog Function**
 - Power-On Reset and Low Voltage Detect Reset
 - Internal 8MHz RC Oscillator ($\pm 1.5\%$, $T_A = 0 \sim +50 \text{ }^\circ\text{C}$)
 - Watchdog Timer RC Oscillator (5 kHz)
- **Peripheral features**
 - 12-bit Analog to Digital Converter (15 inputs)
 - 12-bit Digital to Analog Converter (1 output)
 - Fine ADPCM decoder (32kbps @fs = 8 kHz)
 - UART 8-bit x 3-ch
 - SPI 8-bit x 2-ch
 - USI 8-bit UART x 2-ch, 8-bit SPI x 2-ch, 8-bit I2C x 2-ch
- **I/O and packages**
 - Up to 88 programmable I/O lines with 100 LQFP
 - 100 LQFP, 80 LQFP, 64 LQFP
 - Pb-free package
- **Operating conditions**
 - 1.8 V to 5.5V wide voltage range
 - -40°C to 85°C temperature range
- **Application**
 - Home Appliance
 - Voice Decoder

User's manual

V 1.8

Revised 12 December, 2017

Revision history

Version	Date	Revision list
0.0	2013.12.24	Published this book.
0.6	?	
0.7	2014.09.02	Added Note at LCD Block Diagram.
0.8	2014.09.19	Modify contents of Buzzer Added Note about the timer clock Modify contents of T7/8 PWM
0.9	2014.09.22	Modify contents of Buzzer Modify contents of Flash
0.10	2014.10.07	Added MC97F66128AL14 64-LQFP Package. Added Contents of Flash, "Protection for Invalid Erase/Write"
0.11	2014.11.10	Changed Spec. Max. Value of IDD3/IDD4/IDD5. IDD3 : 120uA → 125uA, IDD4 : 10uA → 15uA, IDD5 : 3uA → 8uA
0.12	2015.01.28	1. Change Xtal Max Frequency : 16MHz → 12MHz Change IRC Max Frequency : 16MHz → 8MHz Change PLL Max Frequency : 16MHz → 8MHz 2. Change IDD1/2 Spec IDD1: 7.0/12.0mA (Typ/Max : @16MHz/5.5V/Xtal) → 5.0/10.0mA (Typ/Max : @12MHz/5.5V/Xtal) 4.5/9.0mA (Typ/Max : @12MHz/3.3V/Xtal) → 3.0/6.0mA (Typ/Max : @8MHz/3.3V/Xtal) 6.0/10.0mA (Typ/Max : @16MHz/5.5V/IRC) → 3.5/7.0mA (Typ/Max : @8MHz/5.5V/IRC) IDD2: 2.5/4.0mA (Typ/Max : @16MHz/5.5V/Xtal) → 2.0/4.0mA (Typ/Max : @12MHz/5.5V/Xtal) 1.5/3.0mA (Typ/Max : @12MHz/3.3V/Xtal) → 1.5/3.0mA (Typ/Max : @8MHz/3.3V/Xtal) 2.0/4.0mA (Typ/Max : @16MHz/5.5V/IRC) → 1.2/2.4mA (Typ/Max : @8MHz/5.5V/IRC) 3. Change POR Max Slope : 30V/ms → 5V/ms
1.0	2015.04.14	Change R _{LCD} Spec in LCD Voltage Characteristics.
1.1	2015.06.26	Fix the typo. Change a Device Name "MC97F66128L14" to "MC97F67128LB14" Change a Device Name "MC97F66128AL14" to "MC97F66128LB14"
1.2	2015.10.15	Remove invalid contents about LCD bias. Modify invalid contents about TIFLAG register
1.3	2015.12.22	Change symbol name from ILE, DLE, FSE, t _{CON} , V _{AN} , I _{AN} to INL, DNL, TOE, t _{CONV} , V _{AIN} , I _{AIN} in 7.3 A/D Converter Characteristics
1.4	2016.04.04	Change t _{TR} spec max value form 5.0V/ms to 30.0V/ms in 7.5 Power-On Reset Characteristics Add Flash Data Retention Time in Chapter 7.17 Internal Flash Rom Characteristics Add a chapter 7.25 Recommended Circuit and Layout with SMPS Power. Modify the program tips in Chapter 15. Flash Memory. Add an appendix about "Flash Protection for invalid Erase/Write"
1.5	2016.12.23	Update OCD dongle image and writing tool images.
1.6	2017.02.01	Added the note on the flash memory erase and write in Chapter 15. Flash Memory. Fixed typos of USI Status Register in Chapter 11.13 USI0/USI1 (USART + SPI + I2C).
1.7	2017.08.02	Updated Package diagram(80 LQFP-1414) in Chapter 4. Package Diagram.
1.8	2017.12.12	Revised this book. Added Figure 1.1 Device Nomenclature Updated Chapter 1.3.2 OCD2(On-chip debugger) emulator and debugger. Updated Figure 1.3 E-PGM+(Single writer). Added Chapter 1.4 MTP programming. Updated Package diagram(100-pin LQFP-1414, 80-pin LQFP-1212, 64-pin LQFP-1414) in Chapter 4. Package Diagram. Updated Chapter 7.25 Recommended Circuit and Layout with SMPS Power.

Version 1.8**Published by FAE team****2017 ABOV Semiconductor Co. Ltd. all rights reserved.**

Additional information of this manual may be served by ABOV Semiconductor offices in Korea or distributors.

ABOV Semiconductor reserves the right to make changes to any information here in at any time without notice.

The information, diagrams and other data in this manual are correct and reliable;

However, ABOV Semiconductor is in no way responsible for any violations of patents or other rights of the third party generated by the use of this manual.

1. Overview

1.1 Description

The MC97F60128 is an advanced CMOS 8-bit microcontroller with 128 Kbytes of FLASH. This is powerful microcontroller which provides a highly flexible and cost effective solution to many embedded control applications. This offers the following features: 128 Kbytes of FLASH, 256 bytes of IRAM, 8,192 bytes of XRAM, general purpose I/O, basic interval timer, watchdog timer, 8/16-bit timer/counter, 16-bit PPG output, 8-bit PWM output, 10-bit PWM output, watch timer, buzzer driving port, SPI, UART, I2C, USI, 12-bit A/D converter, 12-bit D/A converter, FADPCM, on-chip POR, LVR, LVI, on-chip oscillator and clock circuitry. The MC97F60128 also supports power saving modes to reduce power consumption.

Device name	Flash	XRAM	IRAM	Package
MC97F60128L	128 Kbytes	8,192 bytes	256 bytes	100 LQFP-1414
MC97F68128L				80 LQFP-1212
MC97F68128L14				80 LQFP-1414
MC97F67128LB14				64 LQFP-1414
MC97F66128LB14				64 LQFP-1414

Table 1-1 Ordering Information of MC97F60128




Figure 1.1 Device Nomenclature

1.2 Features

- **CPU**
 - 8-Bit CISC Core (High Speed 8051 2 clocks per cycle)
- **ROM (FLASH) Capacity**
 - 128 Kbytes Flash with self read/write capability
 - On chip debug and In-System Programming(ISP)
 - Endurance : 10,000 times
 - Retention : 10 years
- **256 bytes IRAM**
- **8,192 bytes XRAM**
- **General Purpose I/O (GPIO)**
 - Normal I/O : 20 Ports
(P0, P1[7:6], P6[5:1], P9)
 - LCD shared I/O : 68 Ports
(P1[5:0], P2, P3, P4, P5, P6[0], P7, P8, PA, PB, PD)
- **10Bit PWM Generator**
 - Emergency/Shot stop available
- **Timer/ Counter**
 - Basic Interval Timer (BIT) 8-bitx 1-ch
 - Watch Dog Timer (WDT) 8-bitx 1-ch
 - 5kHz internal RC oscillator
 - 8-Bit x 3ch (T0/T1/T2), 16-Bit x 4ch (T3/T4/T5/T6)
 - 8-Bit x 2ch (T7/T8) or 16-Bit x 1ch (T7)
- **Programmable Pulse Generation**
 - 8-Bit PWM (by T0/T1/T2)
 - Pulse generation (by T3/T4/T5/T6)
 - 6-ch 10-Bit PWM for Motor (by T8)
- **Watch Timer (WT)**
 - 3.91ms/0.25s/0.5s/1s /1 min interval at 32.768kHz
- **Buzzer**
 - 6-Bit x 1-ch
- **SPI**
 - 8-Bitx 2-ch
- **UART**
 - 8-Bit UART x 3-ch
- **USI (UART + SPI + I2C)**
 - 8Bit UART x 2ch, 8Bit SPI x 2ch and I2C x 2ch
- **12-Bit A/D Converter**
 - 15 Input channels
- **12-Bit D/A Converter**
 - 1 output channel
- **FADPCM Decoder**
 - Fine ADPCM decoder (32kbps @ fs=8kHz)
 - Adjustable sampling frequency and bundle size
 - Automatic access to external serial flash (16MB)
- **LCD Driver**
 - 60 Segments and 8 Common
 - 1/2, 1/3, 1/4, 1/5, 1/6, 1/8 duty selectable
 - Resistor bias and 16-step contrast control
 - Automatic bias control
- **Power On Reset**
 - Reset release level (1.4V)

- **Low Voltage Reset**
 - 14 level detect (1.60/ 2.00/ 2.10/ 2.20/ 2.32/ 2.44/ 2.59/ 2.75/ 2.93/ 3.14/ 3.38/ 3.67/ 4.00/ 4.40V)
- **Low Voltage Indicator**
 - 13 level detect (2.00 / 2.10/ 2.20/ 2.32/ 2.44/ 2.59/ 2.75/ 2.93/ 3.14/ 3.38/ 3.67/ 4.00/ 4.40V)
- **Interrupt Sources**
 - External Interrupts (EINT0~J, EINT10~18) (29)
 - Timer(0/1/2/3/4/5/6/7/8) (13)
 - WDT (1)
 - BIT (1)
 - WT (1)
 - PWM (3)
 - SPI 2/3 (4)
 - UART 2/3/4 (6)
 - USI0/1 (4)
 - ADC (1)
 - DAC (1)
 - ADPCM (4)
- **Internal RC Oscillator**
 - Internal RC frequency: 8MHz \pm 1.5% ($T_A= 0 \sim +50^{\circ}\text{C}$)
- **Power Down Mode**
 - STOP, IDLE mode
- **Operating Voltage and Frequency**
 - 1.8V~ 5.5V (@32~ 38kHz with X-tal)
 - 2.0V~ 5.5V (@0.4~ 4.2MHz with X-tal, Crystal)
 - 1.8V~ 5.5V (@0.4~ 4.2MHz with X-tal, Ceramic)
 - 2.7V~ 5.5V (@0.4~ 12.0MHz with X-tal)
 - 1.8V~ 5.5V (@0.5~ 8.0MHz with Internal RC)
 - 1.8V~ 5.5V (@1.0 ~ 8.192MHz with PLL)
 - Voltage dropout converter included for core
- **Minimum Instruction Execution Time**
 - 167ns (@ 12MHz main clock)
 - 61us (@ 32.768kHz sub clock)
- **Operating Temperature**
 - $-40 \sim +85^{\circ}\text{C}$
- **Oscillator Type**
 - 0.4-12MHz Crystal or Ceramic for main clock
 - 32.768kHz Crystal for sub clock
 - Phase locked loop (Max. 8.192MHz with sub clock)
- **Package Type**
 - 100 LQFP-1414
 - 80 LQFP-1212
 - 80 LQFP-1414
 - 64 LQFP-1414
 - Pb-free package

1.3 Development tools

1.3.1 Compiler

ABOV Semiconductor does not provide compiler. It is recommended that you consult a compiler provider. The MC97F60128 core is Mentor 8051 and the ROM size is smaller than 128 Kbytes. Therefore, developer can use the standard 8051 compiler from other providers.

1.3.2 OCD2(On-chip debugger) emulator and debugger

The OCD2 (On Chip Debug 2) emulator supports ABOV Semiconductor’s 8051 series MCU emulation. The OCD2 interface uses two-wire interfacing between PC and MCU which is attached to user’s system. The OCD2 can read or change the value of MCU internal memory and I/O peripherals. And the OCD2 also controls MCU internal debugging logic, it means OCD2 controls emulation, step run, monitoring, etc. The OCD2 is very flexible, powerful and faster than OCD1(Real time monitoring, RAM break, Emulation time measuring...). The MC97x series is supported by only OCD2. The OCD2 Debugger program works on all Microsoft-Windows operating system. If you want to see more details, please refer to OCD2 debugger manual. You can download debugger S/W and manual from our web-site (<http://www.abov.co.kr>).

Connection:

- DSCL (MC97F60128 P14 port)
- DSDA (MC97F60128 P15 port)
- RTIME (MC97F60128 RUNFLAG port, Option)

NOTE)

1. MC97F60128 Use Only OCD2.

OCD connector diagram: Connect OCD with user system




Figure 1.2 Debugger(OCD2) and Pin description

1.3.3 Programmer

Single programmer : E-PGM+

- It programs MCU device directly.




Figure 1.3 E-PGM+(Single writer)

OCD emulator : OCD-II

- It can write code to MCU device too, because OCD debugger supports ISP (In System Programming).It does not require additional H/W, except developer's target system.

Gang programmer : E-GANG4 and E-GANG6

- It can run PC controlled mode.
- It can run standalone without PC control too.
- USB interface is supported.
- Easy to connect to the handler.



Figure 1.4 E-GANG4 and E-GANG6 (for Mass Production)

1.4 MTP programming

1.4.1 Overview

The program memory of MC97F60128 is MTP Type. This flash is accessed by serial data format. There are five pins(DSCL, DSDA, RUNFLAG, VDD, VSS) for programming/reading the flash.

Pin name	Main chip pin name	During programming	
		I/O	Description
DSCL	P62	I	Serial clock pin. Input only pin.
DSDA	P63	I/O	Serial data pin. Output port when reading and input port when programming. Can be assigned as input/push-pull output port.
VDD, VSS	VDD, VSS	-	Logic power supply pin.
RUNFLAG	RUNFLAG	I/O	On chip debugger run flag with a pull-down resistor.

Table 1.2 Descriptions of pins which are used to programming/reading the Flash

1.4.2 On-Board programming

The MC97F60128 needs only five signal lines including VDD and VSS pins for programming FLASH with serial protocol. Therefore the on-board programming is possible if the programming signal lines are considered when the PCB of application board is designed.

1.4.3 Circuit Design Guide

At the FLASH programming, the programming tool needs 5 signal lines that are DSCL, DSDA, RUNFLAG, VDD and VSS. When you design the PCB circuits, you should consider the usage of these signal lines for the on-board programming.

Please be careful to design the related circuit of these signal pins because rising/falling timing of DSCL and DSDA is very important for proper programming.




Figure 1.5 PCB design guide for on board programming

2. Block diagram





Figure 2.1 Block diagram of MC97F60128


3. Pin assignment



NOTE)

1. On On-Chip Debugging, ISP uses P1[5:4] pin as DSDA, DSCL.
2. The pin in parentheses can be configured by software control.


Figure 3.1 MC97F60128L 100LQFP pin assignment



NOTE)

1. On On-Chip Debugging, ISP uses P1[5:4] pin as DSDA, DSCL.
2. The P9, PA, PB and PD pins should be selected as a push-pull output or an input with pull-up resistor by software control when the 80-pin package is used.
3. The pin in parentheses can be configured by software control.


Figure 3.2 MC97F68128L/L14 80LQFP pin assignment



NOTE)

1. On On-Chip Debugging, ISP uses P1[5:4] pin as DSDA, DSCL.
2. The P06-P07, P20-P23, P36-P37, P8, P9, PA, PB and PD pins should be selected as a push-pull output or an input with pull-up resistor by software control when the 64-pin package is used.
3. The pin in parentheses can be configured by software control.

Figure 3.3 MC97F67128LB14 64LQFP pin assignment



NOTE)

1. On On-Chip Debugging, ISP uses P1[5:4] pin as DSDA, DSCL.
2. The P20-P23, P36-P37, P8, P91-P94, PA2-PA4, PB and PD pins should be selected as a push-pull output or an input with pull-up resistor by software control when the 64-pin package is used.
3. The AVSS, SXIN, SXOUT, VREG and LPF pins are not in the 64-Pin package.
4. The pin in parentheses can be configured by software control.

Figure 3.4 MC97F66128LB14 64LQFP pin assignment

4. Package Diagram




Figure 4.1 100-pin LQFP-1414 Package




Figure 4.2 80-Pin LQFP-1212 Package




Figure 4.3 80-Pin LQFP-1414 Package




Figure 4.4 64-Pin LQFP-1414 Package

5. Pin Description

PIN Name	I/O	Function	@RESET	Shared with
P00	I/O	Port 0 is a bit-programmable I/O port which can be configured as a schmitt-trigger input, a push-pull output or an open-drain output. A pull-up resistor can be specified in 1-bit unit. The P06-P07 are not in the 64-Pin(MC97F67128LB14) package.	Input	AN0/EINT0/BLNK
P01				AN1/EINT1
P02				AN2/EINT2
P03				AN3/EINT3
P04				AN4/EINT4
P05				AN5/EINT5
P06				AN6/EINT6
P07				AN7/EINT7
P10	I/O	Port 1 is a bit-programmable I/O port which can be configured as a schmitt-trigger input, a push-pull output or an open-drain output. A pull-up resistor can be specified in 1-bit unit.	Input	SEG58/EINT13/T3O/PWM3O/EXTSP2
P11				SEG59/EINT14/T4O/PWM4O
P12				SEG60/EINT15/T5O/PWM5O
P13				SEG61/EINT16/T6O/PWM6O
P14				SEG62/EINT8/EC5/DSCL
P15				SEG63/EINT9/EC6/DSDA
P16				XIN
P17				XOUT
P20	I/O	Port 2 is a bit-programmable I/O port which can be configured as a schmitt-trigger input, a push-pull output or an open-drain output. A pull-up resistor can be specified in 1-bit unit. The P20-P23 are not in the 64-Pin package.	Input	SEG45/MOSI3
P21				SEG46/SCK3
P22				SEG47/SS3/CSB3
P23				SEG48/(T3O/PWM3O/EXTSP2)
P24				COM4/SEG49/PWMOUT
P25				COM5/SEG50/TRIG
P26				COM6/SEG51/EC3/EXTSP0
P27				COM7/SEG52/EC4/EXTSP1
P30	I/O	Port 3 is a bit-programmable I/O port which can be configured as a schmitt-trigger input, a push-pull output or an open-drain output. A pull-up resistor can be specified in 1-bit unit. The P36-P37 are not in the 64-Pin package.	Input	SEG37/SCK0
P31				SEG38/TXD0/SDA0/MOSI0
P32				SEG39/RXD0/SCL0/MISO0
P33				SEG40/MISO2/LDACB2
P34				SEG41/MOSI2
P35				SEG42/SCK2
P36				SEG43/SS2/CSB2
P37				SEG44/MISO3/LDACB3
P40	I/O	Port 4 is a bit-programmable I/O port which can be configured as a schmitt-trigger input, a push-pull output or an open-drain output. A pull-up resistor can be specified in 1-bit unit.	Input	SEG29/EC0
P41				SEG30/EC1
P42				SEG31/EC2
P43				SEG32/EINT10/T0O/PWM0O
P44				SEG33/EINT11/T1O/PWM1O
P45				SEG34/EINT12/T2O/PWM2O
P46				SEG35/BUZO
P47				SEG36/SS0

Table 5-1 Normal Pin Description

PIN Name	I/O	Function	@RESET	Shared with
P50	I/O	Port 5 is a bit-programmable I/O port which can be configured as a schmitt-trigger input, a push-pull output or an open-drain output. A pull-up resistor can be specified in 1-bit unit.	Input	SEG18/RXD4
P51				SEG19/TXD4
P52				SEG20/RXD3
P53				SEG21/TXD3
P54				SEG22/SS1
P55				SEG23/SCK1
P56				SEG24/TXD1/SDA1/MOSI1
P57				SEG25/RXD1/SCL1/MISO1
P60	I/O	Port 6 is a bit-programmable I/O port which can be configured as a schmitt-trigger input, a push-pull output or an open-drain output. A pull-up resistor can be specified in 1-bit unit.	Input	SEG0/PWM8AB
P61				EINT18/T8O/PWM8AA
P62				AN8/EINT17/T7O
P63				AN9/EC7/DAC
P64				AN10/TXD2
P65				AN11/RXD2
P70	I/O	Port 7 is a bit-programmable I/O port which can be configured as an input, a push-pull output or an open-drain output. A pull-up resistor can be specified in 1-bit unit.	Input	SEG1/VLC3/PWM8BA
P71				SEG2/VLC2/PWM8BB
P72				SEG3/VLC1/PWM8CA
P73				SEG4/VLC0/PWM8CB
P74				COM3
P75				COM2
P76				COM1
P77				COM0
P80	I/O	Port 8 is a bit-programmable I/O port which can be configured as an input, a push-pull output or an open-drain output.. A pull-up resistor can be specified in 1-bit unit. The P8 is not in the 64-Pin package.	Input	SEG10
P81				SEG11
P82				SEG12
P83				SEG13
P84				SEG14
P85				SEG15
P86				SEG16
P87				SEG17
P90	I/O	Port 9 is a bit-programmable I/O port which can be configured as a schmitt-trigger input, a push-pull output or an open-drain output. A pull-up resistor can be specified in 1-bit unit. The P9 is not in the 64(MC97F67128LB14)/80-Pin package. The P91-P94 are not in the 64-Pin (MC97F66128LB14) package.	Input	AN12/EINTA
P91				AN13/EINTB
P92				AN14/EINTC
P93				EINTD
P94				EINTE
PA0	I/O	Port A is a bit-programmable I/O port which can be configured as a schmitt-trigger input, a push-pull output or an open-drain output. A pull-up resistor can be specified in 1-bit unit. The PA is not in the 64(MC97F67128LB14)/80-Pin package. The PA2-PA4 are not in the 64Pin (MC97F66128LB14) package.	Input	SEG53/EINTF
PA1				SEG54/EINTG
PA2				SEG55/EINTH
PA3				SEG56/EINTI
PA4				SEG57/EINTJ

Table 5-2 Normal Pin Description (Continued)

PIN Name	I/O	Function	@RESET	Shared with
PB0	I/O	Port B is a bit-programmable I/O port which can be configured as an input, a push-pull output or an open-drain output.. A pull-up resistor can be specified in 1-bit unit. The PB is not in the 64/80-Pin package.	Input	SEG26
PB1				SEG27
PB2				SEG28
PD0	I/O	Port D is a bit-programmable I/O port which can be configured as an input, a push-pull output or an open-drain output.. A pull-up resistor can be specified in 1-bit unit. The PD is not in the 64/80-Pin package.	Input	SEG5
PD1				SEG6
PD2				SEG7
PD3				SEG8
PD4				SEG9
EINT0	I/O	External interrupt inputs	Input	P00/AN0/BLNK
EINT1				P01/AN1
EINT2				P02/AN2
EINT3				P03/AN3
EINT4				P04/AN4
EINT5				P05/AN5
EINT6				P06/AN6
EINT7				P07/AN7
EINT8				P14/SEG62/EC5/DSCL
EINT9				P15/SEG63/EC6/DSDA
EINTA				P90/AN12
EINTB				P91/AN13
EINTC				P92/AN14
EINTD				P93
EINTE				P94
EINTF				PA0/SEG53
EINTG				PA1/SEG54
EINTH				PA2/SEG55
EINTI				PA3/SEG56
EINTJ				PA4/SEG57
EINT10	I/O	External interrupt input and Timer 0 capture input	Input	P43/SEG32/T0O/PWM0O
EINT11	I/O	External interrupt input and Timer 1 capture input	Input	P44/SEG33/T1O/PWM1O
EINT12	I/O	External interrupt input and Timer 2 capture input	Input	P45/SEG34/T2O/PWM2O
EINT13	I/O	External interrupt input and Timer 3 capture input	Input	P10/SEG58/T3O/PWM3O/EXTSP2
EINT14	I/O	External interrupt input and Timer 4 capture input	Input	P11/SEG59/T4O/PWM4O
EINT15	I/O	External interrupt input and Timer 5 capture input	Input	P12/SEG60/T5O/PWM5O
EINT16	I/O	External interrupt input and Timer 6 capture input	Input	P13/SEG61/T6O/PWM6O
EINT17	I/O	External interrupt input and Timer 7 capture input	Input	P62/AN8/T7O
EINT18	I/O	External interrupt input and Timer 8 capture input	Input	P61/T8O/PWM8AA

Table 5-3 Normal Pin Description (Continued)

PIN Name	I/O	Function	@RESET	Shared with
T0O	I/O	Timer 0 interval output	Input	P43/SEG32/EINT10/PWM0O
T1O	I/O	Timer 1 interval output	Input	P44/SEG33/EINT11/PWM1O
T2O	I/O	Timer 2 interval output	Input	P45/SEG34/EINT12/PWM2O
T3O	I/O	Timer 3 interval output	Input	P10/SEG58/EINT13/PWM3O/EXTSP2
T4O	I/O	Timer 4 interval output	Input	P11/SEG59/EINT14/PWM4O
T5O	I/O	Timer 5 interval output	Input	P12/SEG60/EINT15/PWM5O
T6O	I/O	Timer 6 interval output	Input	P13/SEG61/EINT16/PWM6O
T7O	I/O	Timer 7 interval output	Input	P62/AN8/EINT17
T8O	I/O	Timer 8 interval output	Input	P61/EINT18/PWM8AA
PWM0O	I/O	Timer 0 PWM output	Input	P43/SEG32/EINT10/T0O
PWM1O	I/O	Timer 1 PWM output	Input	P44/SEG33/EINT11/T1O
PWM2O	I/O	Timer 2 PWM output	Input	P45/SEG34/EINT12/T2O
PWM3O	I/O	Timer 3 PWM output	Input	P10/SEG58/EINT13/T3O/EXTSP2
PWM4O	I/O	Timer 4 PWM output	Input	P11/SEG59/EINT14/T4O
PWM5O	I/O	Timer 5 PWM output	Input	P12/SEG60/EINT15/T5O
PWM6O	I/O	Timer 6 PWM output	Input	P13/SEG61/EINT16/T6O
PWM8AA	I/O	Timer 8's 6-ch PWM outputs	Input	P61/EINT18/T8O
PWM8AB				P60/SEG0
PWM8BA				P70/SEG1/VLC3
PWM8BB				P71/SEG2/VLC2
PWM8CA				P72/SEG3/VLC1
PWM8CB				P73/SEG4/VLC0
BLNK	I/O	External Sync Signal Input for 6-ch PWMs	Input	P00/AN0/EINT0
EC0-EC2	I/O	Timer 0/1/2 event count inputs	Input	P40-P42/SEG29-SEG31
EC3	I/O	Timer 3 event count input	Input	P26/COM6/SEG51/EXTSP0
EC4	I/O	Timer 4 event count input	Input	P27/COM7/SEG52/EXTSP1
EC5	I/O	Timer 5 event count input	Input	P14/SEG62/EINT8/DSCL
EC6	I/O	Timer 6 event count input	Input	P15/SEG63/EINT9/DSDA
EC7	I/O	Timer 7 event count input	Input	P63/AN9/DAC
SCK0	I/O	Serial 0 clock input/output	Input	P30/SEG37
SCK1	I/O	Serial 1 clock input/output	Input	P55/SEG23
SCK2	I/O	Serial 2 clock input/output	Input	P35/SEG42
SCK3	I/O	Serial 3 clock input/output	Input	P21/SEG46
MOSI0	I/O	Serial 0 data input/output	Input	P31/SEG38/TXD0/SDA0
MOSI1	I/O	Serial 1 data input/output	Input	P56/SEG24/TXD1/SDA1
MOSI2	I/O	Serial 2 data input/output	Input	P34/SEG41
MOSI3	I/O	Serial 3 data input/output	Input	P20/SEG45
MISO0	I/O	Serial 0 data input/output	Input	P32/SEG39/RXD0/SCL0
MISO1	I/O	Serial 1 data input/output	Input	P57/SEG25/RXD1/SCL1
MISO2	I/O	Serial 2 data input/output	Input	P33/SEG40/LDACB2
MISO3	I/O	Serial 3 data input/output	Input	P37/SEG44/LDACB3

Table 5-4 Normal Pin Description (Continued)

PIN Name	I/O	Function	@RESET	Shared with
SS0	I/O	Slave 0 select input	Input	P47/SEG36
SS1	I/O	Slave 1 select input	Input	P54/SEG22
SS2	I/O	Slave 2 select input	Input	P36/SEG43/CSB2
SS3	I/O	Slave 3 select input	Input	P22/SEG47/CSB3
TXD0	I/O	UART 0 data output	Input	P31/SEG38/SDA0/MOSI0
TXD1	I/O	UART 1 data output	Input	P56/SEG24/SDA1/MOSI1
TXD2	I/O	UART 2 data output	Input	P64/AN10
TXD3	I/O	UART 3 data output	Input	P53/SEG21
TXD4	I/O	UART 4 data output	Input	P51/SEG19
RXD0	I/O	UART 0 data input	Input	P32/SEG39/SCL0/MISO0
RXD1	I/O	UART 1 data input	Input	P57/SEG25/SCL1/MISO1
RXD2	I/O	UART 2 data input	Input	P65/AN11
RXD3	I/O	UART 3 data input	Input	P52/SEG20
RXD4	I/O	UART 4 data input	Input	P50/SEG18
SCL0	I/O	I2C 0 clock input/output	Input	P32/SEG39/RXD0/MISO0
SCL1	I/O	I2C 1 clock input/output	Input	P57/SEG25/RXD1/MISO1
SDA0	I/O	I2C 0 data input/output	Input	P31/SEG38/TXD0/MOSI0
SDA1	I/O	I2C 1 data input/output	Input	P56/SEG24/TXD1/MOSI1
BUZO	I/O	Buzzer signal output	Input	P46/SEG35
AN0	I/O	A/D converter analog input channels	Input	P00/EINT0/BLNK
AN1				P01 /EINT1
AN2				P02 /EINT2
AN3				P03 /EINT3
AN4				P04 /EINT4
AN5				P05 /EINT5
AN6				P06 /EINT6
AN7				P07 /EINT7
AN8				P62/EINT17/T7O
AN9				P63/EC7/DAC
AN10				P64/TXD2
AN11				P65/RXD2
AN12				P90/EINTA
AN13				P91/EINTB
AN14				P92/EINTC

Table 5-5 Normal Pin Description (Continued)

PIN Name	I/O	Function	@RESET	Shared with
VLC0	I/O	LCD bias voltage pins	Input	P73/PWM8CB/SEG4
VLC1				P72/PWM8CA/SEG3
VLC2				P71/PWM8BB/SEG2
VLC3				P70/PWM8BA/SEG1
COM0	I/O	LCD common signal outputs	Input	P77
COM1				P76
COM2				P75
COM3				P74
COM4				P24/SEG49/PWMOUT
COM5				P25/SEG50/TRIG
COM6				P26/SEG51/EC3/EXTSP0
COM7				P27/SEG52/EC4/EXTSP1
SEG0	I/O	LCD segment signal outputs	Input	P60/SEG0/PWM8AB
SEG1				P70/VLC3/PWM8BA
SEG2				P71/VLC2/PWM8BB
SEG3				P72VLC1/PWM8CA
SEG4				P73/VLC0/PWM8CB
SEG5				PD0
SEG6				PD1
SEG7				PD2
SEG8				PD3
SEG9				PD4
SEG10				P80
SEG11				P81
SEG12				P82
SEG13				P83
SEG14				P84
SEG15				P85
SEG16				P86
SEG17				P87
SEG18				P50/RXD4
SEG19				P51/TXD4
SEG20				P52/RXD3
SEG21				P53/TXD3
SEG22				P54/SS1
SEG23				P55SCK1
SEG24				P56/TXD1/SDA1/MOSI1
SEG25				P57/RXD1/SCL1/MISO1
SEG26				PB0
SEG27				PB1
SEG28				PB2
SEG29				P40/EC0
SEG30				P40/EC0
SEG31				P40/EC0
SEG32	P43/EINT10/T00/PWM00			

Table 5-6 Normal Pin Description (Continued)

PIN Name	I/O	Function	@RESET	Shared with			
SEG33	I/O	LCD segment signal outputs	Input	P44/EINT11/T1O/PWM1O			
SEG34				P45/EINT12/T2O/PWM2O			
SEG35				P46/BUZO			
SEG36				P47/SS0			
SEG37				P30/SCK0			
SEG38				P31/TXD0/SDA0/MOSI0			
SEG39				P32/RXD0/SCL0/MISO0			
SEG40				P33/MISO2/LDACB2			
SEG41				P34/MOSI2			
SEG42				P35/SCK2			
SEG43				P36/SS2/CSB2			
SEG44				P37/MISO3/LDACB3			
SEG45				P20/MOSI3			
SEG46				P21/SCK3			
SEG47				P22/SS3/CSB3			
SEG48				P23 (T3O/PWM3O/EXTSP2)			
SEG49				P24/COM4/PWMOUT			
SEG50				P25/COM5/TRIG			
SEG51				P26/COM6/EC3/EXTSP0			
SEG52				P27/COM7/EC4/EXTSP1			
SEG53				PA0 /EINTF			
SEG54				PA1 /EINTG			
SEG55				PA2 /EINTH			
SEG56				PA3 /EINTI			
SEG57				PA4 /EINTJ			
SEG58				P10/EINT13/T3O/PWM3O/EXTSP2			
SEG59				P11/EINT14/T4O/PWM4O			
SEG60				P12/EINT15/T5O/PWM5O			
SEG61				P13/EINT16/T6O/PWM6O			
SEG62				P14/EINT8/EC5/DSCL			
SEG63				P15/EINT9/EC6/DSDA			
PWMOUT				I/O	10-bit PWM output	Input	P24/COM4/SEG49
TRIG				I/O	External trigger input for PWM generator	Input	P25/COM5/SEG50
EXTSP0	I/O	External shot/emergency stop inputs for PWM generator	Input	P26/COM6/SEG51/EC3			
EXTSP1				P27/COM7/SEG52/EC4			
EXTSP2				P10/SEG58/EINT13/T3O/PWM3O			
CSB2	I/O	Chip select signal for external D/AC	Input	P36/SEG43/SS2			
CSB3				P22/SEG47/SS3			
LDACB2	I/O	Synchronization signal for external D/AC	Input	P33/SEG40/MISO2			
LDACB3				P37/SEG44/MISO3			

Table 5-7 Normal Pin Description (Continued)

PIN Name	I/O	Function	@RESET	Shared with
RESETB	I/O	System reset pin with a pull-up resistor	Input	–
DSDA	I/O	On chip debugger data input/output ^(Note 4)	Input	P15/SEG63/EINT9/EC6
DSCL	I/O	On chip debugger clock input ^(Note 4)	Input	P14/SEG62/EINT8/EC5
RUNFLAG	I/O	On chip debugger run flag ^(Note 4) with a pull-down resistor	Input	–
XIN	I/O	Main oscillator pins	Input	P16
XOUT				P17
SXIN	–	Sub oscillator pins ^(Note 6) The SXIN/SXOUT are not in the 64-Pin (MC97F66128LB14) package.	–	–
SXOUT				–
LPF	–	Loop filter pump output for PLL ^(Note 6) The LPF are not in the 64-Pin (MC97F66128LB14) package.	–	–
VREG	–	Regulator voltage output for sub clock ^(Note 7) 0.1uF capacitor needed Loop filter pump output for PLL The VREG are not in the 64-Pin (MC97F66128LB14) package.	–	–
AVREF	–	A/D converter reference voltage	–	–
AVSS	–	Analog power input pins The AVSS are not in the 64-Pin (MC97F66128LB14) package.	–	–
VDD1, VSS1 VDD2, VSS2	–	Digital Power input pins	–	–

Table 5-8 Normal Pin Description (Continued)

NOTE)

1. The P9, PA, PB and PD pins are not in the 64(MC97F67128LB14)/80-pin package.
2. The P06-P07, P20-P23, P36-P37 and P8 pins are not in the 64-pin(MC97F67128LB14) package.
3. The P20-P23, P36-P37, P8, P91-P94, PA2-PA4, PB and PD pins are not in the 64-pin(MC97F66128LB14) package.
4. If the P14/SEG62/EINT8/EC5/DSCL, P15/SEG63/EINT9/EC6/DSDA and RUNFLAG pins are connected to an emulator, the pins are automatically configured as the debugger pins.
5. The P17/XOUT and P16/XIN pins are configured as a function pin by software control.
6. Do not connect if you do not use the SXIN, SXOUT and LPF.
7. Even if VREG is not used, 0.1uF capacitor Connect to between VREG and VSS.

6. Port Structures

6.1 General Purpose I/O Port




Figure 6.1 General Purpose I/O Port

6.2 External Interrupt I/O Port




Figure 6.2 External Interrupt I/O Port

7. Electrical Characteristics

7.1 Absolute Maximum Ratings

Parameter	Symbol	Rating	Unit	Note
Supply Voltage	VDD	-0.3~+6.5	V	–
Normal Voltage Pin	V _I	-0.3~VDD+0.3	V	Voltage on any pin with respect to VSS
	V _O	-0.3~VDD+0.3	V	
	I _{OH}	-10	mA	Maximum current output sourced by (I _{OH} per I/O pin)
	ΣI _{OH}	-80	mA	Maximum current (ΣI _{OH})
	I _{OL}	60	mA	Maximum current sunk by (I _{OL} per I/O pin)
	ΣI _{OL}	120	mA	Maximum current (ΣI _{OL})
Total Power Dissipation	P _T	600	mW	–
Storage Temperature	T _{STG}	-65~+150	°C	–

Table 7-1 Absolute Maximum Ratings

NOTE) Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

7.2 Recommended Operating Conditions

Parameter	Symbol	Conditions	(T _A =-40°C ~ +85°C)			Unit	
			MIN	TYP	MAX		
Operating Voltage	VDD	f _χ = 32 ~ 38kHz	SX-tal	1.8	–	5.5	V
		f _χ = 0.4 ~ 4.2MHz	X-tal	2.0	–	5.5	
		f _χ = 0.4 ~12MHz	(Crystal)	2.7	–	5.5	
		f _χ = 0.4 ~ 4.2MHz	X-tal	1.8	–	5.5	
		f _χ = 0.4 ~12MHz	(Ceramic)	2.7	–	5.5	
		f _χ = 0.5 ~ 8MHz	Internal RC	1.8	–	5.5	
		f _χ = 1.0 ~ 8MHz	PLL	1.8	–	5.5	
Operating Temperature	T _{OPR}	VDD=1.8~5.5V	-40	–	85	°C	

Table 7-2 Recommended Operating Conditions

7.3 A/D Converter Characteristics

(T_A = - 40 °C to + 85°C, V_{DD} = 1.8 – 5.5V, V_{DD} = AVREF, V_{SS}=AVSS=0V)

Parameter	Symbol	Conditions		MIN	TYP	MAX	Unit
Resolution	–	–		–	12	–	bit
Integral Non-Linear	INL	AVREF= 2.7V – 5.5V fx= 8MHz		–	–	±6	LSB
Differential Non-Linearity	DNL			–	–	±1	
Top Offset Error	TOE			–	–	±5	
Zero Offset Error	ZOE			–	–	±5	
Conversion Time	t _{CONV}	12-bit resolution, 8MHz		20	–	–	us
Analog Input Voltage	V _{AIN}	–		AVSS	–	AVREF	V
Internal VDC Voltage	VDD18	–		–	1.8	–	
Analog Reference Voltage	AVREF	*NOTE3		1.8	–	VDD	
Analog Input Leakage Current	I _{AIN}	AVREF=5.12V		–	–	2	uA
ADC Operating Current	I _{ADC}	Enable	AVREF =5.12V	–	1	2	mA
		Disable		–	–	0.1	uA

Table 7-3 A/D Converter Characteristics

NOTE)

1. Zero offset error is the difference between 000000000000 and the converted output for zero input voltage (AVSS).
2. Top offset error is the difference between 111111111111 and the converted output for top input voltage (AVREF).
3. When AVREF is lower than 2.7V, the ADC resolution is worse.

7.4 D/A Converter Characteristics

(T_A = - 40 °C to + 85°C, V_{DD} = 1.8 – 5.5V, V_{DD} , V_{SS}=AVSS=0V)

Parameter	Symbol	Conditions		MIN	TYP	MAX	Unit
Resolution	–	–		–	12	–	bit
Integral Linear Error	ILE	VDD= 2.7V – 5.5V fx= 8MHz		–	–	±5	LSB
Differential Linearity Error	DLE			–	–	±1	
Output Voltage Range	V _O	DACDR=0H	VDD=3.0V	–	3.6	50.0	mV
			VDD=5.0V	–	6.0	50.0	
		DACDR=FFFH	VDD=3.0V	1.69	1.84	1.99	V
			VDD=5.0V	2.91	3.06	3.21	
D/AC Current	IDAC	Disable		–	–	0.1	uA

Table 7-4 D/A Converter Characteristics

7.5 Power-On Reset Characteristics

(T_A=-40°C ~ +85°C, VDD=1.8V ~ 5.5V, VSS=0V)

Parameter	Symbol	Conditions	MIN	TYP	MAX	Unit
RESET Release Level	V _{POR}	–	–	1.4	–	V
VDD Voltage Rising Time	t _R	–	0.05	–	30.0	V/ms
POR Current	I _{POR}	–	–	0.2	–	uA

Table 7-5 Power-on Reset Characteristics

7.6 Low Voltage Reset and Low Voltage Indicator Characteristics

(T_A=-40°C ~ +85°C, VDD=1.8V ~ 5.5V, VSS=0V)

Parameter	Symbol	Conditions	MIN	TYP	MAX	Unit	
Detection Level	V _{LVR} V _{LVI}	The LVR can select all levels but LVI can select other levels except 1.60V	–	1.60	1.79	V	
			1.85	2.00	2.15		
			1.95	2.10	2.25		
			2.05	2.20	2.35		
			2.17	2.32	2.47		
			2.29	2.44	2.59		
			2.39	2.59	2.79		
			2.55	2.75	2.95		
			2.73	2.93	3.13		
			2.94	3.14	3.34		
			3.18	3.38	3.58		
			3.37	3.67	3.97		
3.70	4.00	4.30					
4.10	4.40	4.70					
Hysteresis	ΔV	–	–	50	150	mV	
Minimum Pulse Width	t _{LW}	–	100	–	–	us	
LVR and LVI Current	I _{BL}	Enable (Both)	VDD= 3V, RUN Mode	–	14.0	24.0	uA
		Enable (One of two)		–	10.0	18.0	
		Disable (Both)	VDD= 3V	–	–	0.1	

Table 7-6 LVR and LVI Characteristics

7.7 Phase Locked Loop Characteristics

(T_A=-40°C ~ +85°C, VDD=1.8V ~ 5.5V, VSS=0V)


Parameter	Symbol	Conditions	MIN	TYP	MAX	Unit
Input Frequency Range	–		–	32.768	–	kHz
Output Frequency Range	f _{VCO}		1.024	–	8.192	MHz
Clock Duty Ratio	TOD		45	50	55	%
Tolerance	–		–	–	±4	%
Settling Time	t _D		–	10	100	ms
PLL Current	I _{PLL}		Enable, f _{VCO} =8.192MHz	–	0.5	1.0
		Disable	–	–	0.1	uA

Table 7-7 Phase Locked Loop Characteristics

NOTE)

- Where R= 6.8kΩ, C1=820pF and C2= 10nF.

7.8 Internal RC Oscillator Characteristics

($T_A = -40^{\circ}\text{C} \sim +85^{\circ}\text{C}$, $V_{DD} = 1.8\text{V} \sim 5.5\text{V}$, $V_{SS} = 0\text{V}$)

Parameter	Symbol	Conditions	MIN	TYP	MAX	Unit
Frequency	f_{IRC}	$V_{DD} = 2.0 - 5.5\text{V}$	–	8	–	MHz
Tolerance	–	$T_A = 0^{\circ}\text{C} \text{ to } +50^{\circ}\text{C}$	–	–	–	± 1.5
		$T_A = -20^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}$				± 2.5
		$T_A = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}$				± 3.5
Clock Duty Ratio	TOD	–	40	50	60	%
Stabilization Time	T_{HFS}	–	–	–	100	us
IRC Current	I_{IRC}	Enable	–	0.2	–	mA
		Disable	–	–	0.1	uA

Table 7-8 Internal RC Oscillator Characteristics

NOTE)

1. A 0.1uF bypass capacitor should be connected to VDD and VSS.

7.9 Internal Watch-Dog Timer RC Oscillator Characteristics

($T_A = -40^{\circ}\text{C} \sim +85^{\circ}\text{C}$, $V_{DD} = 1.8\text{V} \sim 5.5\text{V}$, $V_{SS} = 0\text{V}$)

Parameter	Symbol	Conditions	MIN	TYP	MAX	Unit
Frequency	f_{WDTRC}	–	2	5	10	kHz
Stabilization Time	t_{WDTS}	–	–	–	1	ms
WDTRC Current	I_{WDTRC}	Enable	–	1	–	uA
		Disable	–	–	0.1	

Table 7-9 Internal WDTRC Oscillator Characteristics

7.10 LCD Voltage Characteristics

(T_A=-40°C ~ +85°C, VDD=1.8V ~ 5.5V, VSS=0V)

Parameter	Symbol	Conditions		MIN	TYP	MAX	Unit
LCD Voltage	V _{LC0}	VDD= 2.7V to 5.5V, VLCD contrast enabled, 1/4 bias, RLCD1, No panel load	LCDCR=00H	Typx0.94	VDDx16/31	Typx1.06	V
			LCDCR=01H		VDDx16/30		
			LCDCR=02H		VDDx16/29		
			LCDCR=03H		VDDx16/28		
			LCDCR=04H		VDDx16/27		
			LCDCR=05H		VDDx16/26		
			LCDCR=06H		VDDx16/25		
			LCDCR=07H		VDDx16/24		
			LCDCR=08H		VDDx16/23		
			LCDCR=09H		VDDx16/22		
			LCDCR=0AH		VDDx16/21		
			LCDCR=0BH		VDDx16/20		
			LCDCR=0CH		VDDx16/19		
			LCDCR=0DH		VDDx16/18		
LCDCR=0EH	VDDx16/17						
LCDCR=0FH	VDDx16/16						
LCD Mid Bias Voltage(note)	V _{LC1}	VDD=2.7V to 5.5V, LCD clock = 0Hz, 1/4 bias, No panel load		Typx0.95	3/4xVLC0	Typx1.05	V
	V _{LC2}			Typx0.95	2/4xVLC0	Typx1.05	
	V _{LC3}			Typx0.95	1/4xVLC0	Typx1.05	
LCD Driver Output Impedance	R _{LO}	VLCD=3V, ILOAD=±10uA		–	5	10	
LCD Bias Dividing Resistor	R _{LCD1}	Internal resistor 1/4 bias, T _A = 25°C	Low	7.0	10	13.0	kΩ
	R _{LCD2}		Mid-L	30	45	60	
	R _{LCD3}		Mid-H	60	90	120	
	R _{LCD4}		High	150	225	300	
	R _{LCD1}	Internal resistor 1/3 bias, T _A = 25°C	Low	7.0	10	13.0	
	R _{LCD2}		Mid-L	40	60	80	
	R _{LCD3}		Mid-H	80	120	160	
	R _{LCD4}		High	200	300	400	

Table 7-10 LCD Voltage Characteristics

7.11 DC Characteristics

(T_A= -40°C ~ +85°C, VDD= 1.8V ~ 5.5V, VSS= 0V, f_{XIN}= 12MHz)

Parameter	Symbol	Conditions	MIN	TYP	MAX	Unit	
Input High Voltage	V _{IH1}	P0–P6, P9, PA, RESETB	0.8VDD	–	VDD	V	
	V _{IH2}	All input pins except VIH1	0.7VDD	–	VDD	V	
	V _{IH3}	P20, P33, P34, P37; 3V Interface mode	2.4	–	VDD	V	
Input Low Voltage	V _{IL1}	P0–P6, P9, PA, RESETB	–	–	0.2VDD	V	
	V _{IL2}	All input pins except V _{IL1}	–	–	0.3VDD	V	
Output High Voltage	V _{OH}	VDD=4.5V, I _{OH} =-2mA, All output ports;	VDD-1.0	–	–	V	
Output Low Voltage	V _{OL1}	VDD=4.5V, I _{OL} = 10mA; All output ports except V _{OL2}	–	–	1.0		
	V _{OL2}	VDD=4.5V, I _{OL} =15mA; P10–P13, P23–P24, P4	–	–	1.0	V	
Input High Leakage Current	I _{IH}	All input ports	–	–	1	uA	
Input Low Leakage Current	I _{IL}	All input ports	-1	–	–	uA	
Pull-Up Resistor	R _{PU1}	VI=0V, T _A = 25°C All Input ports	VDD=5.0V	25	50	100	kΩ
			VDD=3.0V	50	100	200	
	R _{PU2}	VI=0V, T _A = 25°C RESETB	VDD=5.0V	150	250	400	kΩ
			VDD=3.0V	300	500	700	
Pull-Down Resistor	R _{PD}	VDD= 5.0V, T _A = 25°C RUNFLAG	10	20	30	kΩ	
OSC feedback resistor	R _{X1}	XIN= VDD, XOUT= VSS T _A = 25°C, VDD= 5V	600	1200	2000	kΩ	
	R _{X2}	SXIN=VDD, SXOUT=VSS T _A = 25°C, VDD=5V	2500	5000	10000		

Table 7-11 DC Characteristics

(T_A= -40°C ~ +85°C, VDD= 1.8V ~ 5.5V, VSS= 0V)

Parameter	Symbol	Condition	MIN	TYP	MAX	Unit	
Supply Current	I _{DD1} (RUN)	f _{XIN} = 12MHz, VDD= 5V±10%	–	5.0	10.0	mA	
		f _{XIN} = 8MHz, VDD= 3V±10%	–	3.0	6.0		
		f _{IRC} = 8MHz, VDD= 5V±10%	–	3.5	7.0		
	I _{DD2} (IDLE)	f _{XIN} = 12MHz, VDD= 5V±10%	–	2.0	4.0	mA	
		f _{XIN} = 8MHz, VDD= 3V±10%	–	1.0	2.0		
		f _{IRC} = 8MHz, VDD= 5V±10%	–	1.2	2.4		
	I _{DD3}	f _{XIN} =32.768kHz VDD= 3V±10%	Sub RUN	–	80.0	125.0	uA
	I _{DD4}	T _A = 25°C, PSAVE=1	Sub IDLE	–	5.0	15.0	uA
	I _{DD5}	STOP, VDD= 5V±10%, T _A = 25°C		–	0.5	8.0	uA

Table 7-12 DC Characteristics(Continued)

NOTE)

- Where the f_{xin} is an external main oscillator, the f_{sub} is an external sub oscillator, the f_{irc} is an internal RC oscillator, the f_{pll} is the output frequency of the PLL (phase locked-loop) and the f_x is the selected system clock.

2. All supply current items don't include the current of an internal watch-dog timer RC (WDTRC) oscillator and a peripheral block.
3. All supply current items include the current of the power-on reset (POR) block.

7.12 AC Characteristics

($T_A = -40^{\circ}\text{C} \sim +85^{\circ}\text{C}$, $V_{DD} = 1.8\text{V} \sim 5.5\text{V}$)

Parameter	Symbol	Conditions	MIN	TYP	MAX	Unit
RESETB input low width	t_{RST}	Input, $V_{DD} = 5\text{V}$	10	–	–	us
Interrupt input high, low width	t_{IWH} , t_{IWL}	All interrupt, $V_{DD} = 5\text{V}$	200	–	–	ns
External Counter Input High, Low Pulse Width	t_{ECWH} , t_{ECWL}	EC_n , $V_{DD} = 5\text{V}$ ($n = 0, 1, 2, 3, 4, 5, 6, 7$)	200	–	–	
External Counter Transition Time	t_{REC} , t_{FEC}	EC_n , $V_{DD} = 5\text{V}$ ($n = 0, 1, 2, 3, 4, 5, 6, 7$)	20	–	–	

Table 7-13 AC Characteristics




Figure 7.1 AC Timing

7.13 SPI0/1/2/3 Characteristics

($T_A = -40^{\circ}\text{C} - +85^{\circ}\text{C}$, $V_{DD} = 1.8\text{V} - 5.5\text{V}$)

Parameter	Symbol	Conditions	MIN	TYP	MAX	Unit
Output Clock Pulse Period	t_{SCK}	Internal SCK source	200	-	-	ns
Input Clock Pulse Period		External SCK source	200	-	-	
Output Clock High, Low Pulse Width	$t_{\text{SCKH}}, t_{\text{SCKL}}$	Internal SCK source	70	-	-	
Input Clock High, Low Pulse Width		External SCK source	70	-	-	
First Output Clock Delay Time	t_{FOD}	Internal/External SCK source	100	-	-	
Output Clock Delay Time	t_{DS}	-	-	-	50	
Input Setup Time	t_{DIS}	-	100	-	-	
Input Hold Time	t_{DIH}	-	150	-	-	

Table 7-14 SPI0/1/2/3 Characteristics




Figure 7.2 SPI0/1/2/3 Timing

7.14 UART0/1/2/3/4 Characteristics

($T_A = -40^{\circ}\text{C} \sim +85^{\circ}\text{C}$, $V_{DD} = 1.8\text{V} \sim 5.5\text{V}$, $f_{XIN} = 11.1\text{MHz}$)

Parameter	Symbol	MIN	TYP	MAX	Unit
Serial port clock cycle time	t_{SCK}	1250	$t_{CPU} \times 16$	1650	ns
Output data setup to clock rising edge	t_{S1}	590	$t_{CPU} \times 13$	—	ns
Clock rising edge to input data valid	t_{S2}	—	—	590	ns
Output data hold after clock rising edge	t_{H1}	$t_{CPU} - 50$	t_{CPU}	—	ns
Input data hold after clock rising edge	t_{H2}	0	—	—	ns
Serial port clock High, Low level width	t_{HIGH}, t_{LOW}	470	$t_{CPU} \times 8$	970	ns

Table 7-15 UART0/1/2/3/4 Characteristics




Figure 7.3 Waveform for UART0/1/2/3/4 Timing Characteristics




Figure 7.4 Timing Waveform for the UART0/1/2/3/4 Module

7.15 I2C0/1 Characteristics

($T_A = -40^{\circ}\text{C} \sim +85^{\circ}\text{C}$, $V_{DD} = 1.8\text{V} \sim 5.5\text{V}$)

Parameter	Symbol	Standard Mode		High-Speed Mode		Unit
		MIN	MAX	MIN	MAX	
Clock frequency	t_{SCL}	0	100	0	400	kHz
Clock High Pulse Width	t_{SCLH}	4.0	–	0.6	–	
Clock Low Pulse Width	t_{SCLL}	4.7	–	1.3	–	
Bus Free Time	t_{BF}	4.7	–	1.3	–	
Start Condition Setup Time	t_{STSU}	4.7	–	0.6	–	
Start Condition Hold Time	t_{STHD}	4.0	–	0.6	–	
Stop Condition Setup Time	t_{SPSU}	4.0	–	0.6	–	
Stop Condition Hold Time	t_{SPHD}	4.0	–	0.6	–	
Output Valid from Clock	t_{VD}	0	–	0	–	
Data Input Hold Time	t_{DIH}	0	–	0	1.0	
Data Input Setup Time	t_{DIS}	250	–	100	–	ns

Table 7-16 I2C0/1 Characteristics




Figure 7.5 I2C0/1 Timing

7.16 Data Retention Voltage in Stop Mode

($T_A = -40^{\circ}\text{C} \sim +85^{\circ}\text{C}$, $V_{DD} = 1.8\text{V} \sim 5.5\text{V}$)

Parameter	Symbol	Conditions	MIN	TYP	MAX	Unit
Data retention supply voltage	V_{DDDR}	—	1.8	—	5.5	V
Data retention supply current	I_{DDDR}	$V_{DDDR} = 1.8\text{V}$, ($T_A = 25^{\circ}\text{C}$), Stop mode	—	—	1	μA

Table 7-17 Data Retention Voltage in Stop Mode




Figure 7.6 Stop Mode Release Timing when Initiated by an Interrupt




Figure 7.7 Stop Mode Release Timing when Initiated by RESETB

7.17 Internal Flash Rom Characteristics

($T_A = -40^\circ\text{C} \sim +85^\circ\text{C}$, $V_{DD} = 1.8\text{V} \sim 5.5\text{V}$, $V_{SS} = 0\text{V}$)

Parameter	Symbol	Condition	MIN	TYP	MAX	Unit
Sector Write Time	t_{FSW}	–	–	2.5	2.7	ms
Sector Erase Time	t_{FSE}	–	–	2.5	2.7	
Code Write Protection Time	t_{FHL}	–	–	2.5	2.7	
Page Buffer Reset Time	t_{FBR}	–	–	–	5	us
Flash Programming Frequency	f_{PGM}	–	0.4	–	–	MHz
Endurance of Write/Erase	N_{FWE}	–	–	–	10,000	times
Flash Data Retention Time	t_{RT}	–	10	–	–	years

Table 7-18 Internal Flash Rom Characteristics

NOTE) During a flash operation, SCLK[1:0] of SCCR must be set to “00” or “01” (INT-RC OSC or Main X-TAL for system clock).

7.18 Input/Output Capacitance

($T_A = -40^\circ\text{C} \sim +85^\circ\text{C}$, $V_{DD} = 0\text{V}$)

Parameter	Symbol	Condition	MIN	TYP	MAX	Unit
Input Capacitance	C_{IN}	$f_x = 1\text{MHz}$ Unmeasured pins are connected to VSS	–	–	10	pF
Output Capacitance	C_{OUT}					
I/O Capacitance	C_{IO}					

Table 7-19 Input/Output Capacitance

7.19 Main Clock Oscillator Characteristics

($T_A = -40^\circ\text{C} \sim +85^\circ\text{C}$, $V_{DD} = 1.8\text{V} \sim 5.5\text{V}$)

Oscillator	Parameter	Condition	MIN	TYP	MAX	Unit
Crystal	Main oscillation frequency	2.0V – 5.5V	0.4	–	4.2	MHz
		2.7V – 5.5V	0.4	–	12.0	
Ceramic Oscillator	Main oscillation frequency	1.8V – 5.5V	0.4	–	4.2	MHz
		2.7V – 5.5V	0.4	–	12.0	
External Clock	XIN input frequency	1.8V – 5.5V	0.4	–	4.2	MHz
		2.7V – 5.5V	0.4	–	12.0	

Table 7-20 Main Clock Oscillator Characteristics




Figure 7.8 Crystal/Ceramic Oscillator




Figure 7.9 External Clock

7.20 Sub Clock Oscillator Characteristics

($T_A = -40^{\circ}\text{C} \sim +85^{\circ}\text{C}$, $V_{DD} = 1.8\text{V} \sim 5.5\text{V}$)

Oscillator	Parameter	Condition	MIN	TYP	MAX	Unit
Crystal	Sub oscillation frequency	1.8V – 5.5V	32	32.768	38	kHz
External Clock	SXIN input frequency		32	–	100	kHz

Table 7-21 Sub Clock Oscillator Characteristics




Figure 7.10 Crystal Oscillator




Figure 7.11 External Clock

7.21 Main Oscillation Stabilization Characteristics

($T_A = -40^\circ\text{C} \sim +85^\circ\text{C}$, $V_{DD} = 1.8\text{V} \sim 5.5\text{V}$)

Oscillator	Parameter	MIN	TYP	MAX	Unit
Crystal	$f_{XIN} \geq 1\text{ MHz}$, $V_{DD} = 2.0\text{V} \sim 5.5\text{V}$ Oscillation stabilization occurs when V_{DD} is equal to the minimum oscillator voltage range.	–	–	60	ms
Ceramic	$f_{XIN} \geq 1\text{ MHz}$, $V_{DD} = 1.8\text{V} \sim 5.5\text{V}$ Oscillation stabilization occurs when V_{DD} is equal to the minimum oscillator voltage range.	–	–	10	ms
External Clock	$f_{XIN} = 0.4\text{ to }10\text{MHz}$ XIN input high and low width (t_{XH} , t_{XL})	42	–	1250	ns

Table 7-22 Main Oscillation Stabilization Characteristics




Figure 7.12 Clock Timing Measurement at XIN

7.22 Sub Oscillation Characteristics

($T_A = -40^\circ\text{C} \sim +85^\circ\text{C}$, $V_{DD} = 1.8\text{V} \sim 5.5\text{V}$)

Oscillator	Parameter	MIN	TYP	MAX	Unit
Crystal	–	–	–	10	s
External Clock	SXIN input high and low width (t_{XH} , t_{XL})	5	–	15	us

Table 7-23 Sub Oscillation Stabilization Characteristics




Figure 7.13 Clock Timing Measurement at SXIN

7.23 Operating Voltage Range




Figure 7.14 Operating Voltage Range (MAIN OSC)




Figure 7.15 Operating Voltage Range (SUB OSC)

7.24 Recommended Circuit and Layout




Figure 7.16 Recommended Circuit and Layout

7.25 Recommended Circuit and Layout with SMPS Power




Figure 7.17 Recommended Circuit and Layout with SMPS Power

7.26 Typical Characteristics

These graphs and tables provided in this section are only for design guidance and are not tested or guaranteed. In graphs or tables some data are out of specified operating range (e.g. out of specified VDD range). This is only for information and devices are guaranteed to operate properly only within the specified range.

The data presented in this section is a statistical summary of data collected on units from different lots over a period of time. "Typical" represents the mean of the distribution while "max" or "min" represents (mean + 3σ) and (mean - 3σ) respectively where σ is standard deviation.




Figure 7.18 RUN (IDD1) Current




Figure 7.19 IDLE (IDD2) Current




Figure 7.20 SUB RUN (IDD3) Current




Figure 7.21 SUB IDLE (IDD4) Current




Figure 7.22 STOP (IDD5) Current

8. Memory

The MC97F60128 addresses two separate address memory stores: Program memory and Data memory. The logical separation of Program and Data memory allows Data memory to be accessed by 8-bit addresses, which makes the 8-bit CPU access the data memory more rapidly. Nevertheless, 16-bit Data memory addresses can also be generated through the DPTR register.

Program Memory can be up to 64K bytes of Program memory in a bank. MC97F60128 provides on-chip 128 Kbytes of the ISP type flash program memory, which can be read and written to. Internal data memory (IRAM) is 256 bytes and it includes the stack area. External data memory (XRAM) is 8,192 bytes and it includes 64 bytes of LCD display RAM.

8.1 Program Memory

A 16-bit program counter is capable of addressing up to 64 Kbytes for one bank of memory space, but this device has 128K bytes program memory space with bank selection scheme.

Figure 8.1 shows the map of the lower part of the program memory. After reset, the CPU begins execution from location 0000H. Each interrupt is assigned a fixed location in program memory. The interrupt causes the CPU to jump to that location, where it commences execution of the service routine. External interrupt 0-7, for example, is assigned to location 002BH. If external interrupt 0-7 is going to be used, its service routine must begin at location 002BH. If the interrupt is not going to be used, its service location is available as general purpose program memory. If an interrupt service routine is short enough (as is often the case in control applications), it can reside entirely within that 8 bytes interval. Longer service routines can use a jump instruction to skip over subsequent interrupt locations, if other interrupts are in use.




Figure 8.1 Program Memory

NOTE) 128 Kbytes Including Interrupt Vector Region

8.2 Data Memory




Figure 8.2 Data Memory Map

The internal data memory space is divided into three blocks, which are generally referred to as the lower 128 bytes, upper 128 bytes and SFR space.

Internal data memory addresses are always one byte wide, which implies an address space of only 256 bytes. However, in fact the addressing modes for internal RAM can accommodate up to 384 bytes by using a simple trick. Direct addresses higher than 7FH access one memory space and indirect addresses higher than 7FH access a different memory space. Thus Figure 8.2 shows the upper 128 bytes and SFR space occupying the same block of addresses, 80H through FFH, although they are physically separate entities.

The lower 128 bytes of RAM are present in all 8051 devices as mapped in Figure 8.3. The lowest 32 bytes are grouped into 4 banks of 8 registers. Program instructions call out these registers as R0 through R7. Two bits in the Program Status Word select which register bank is in use. This allows more efficient use of code space, since register instructions are shorter than instructions that use direct addressing.

The next 16 bytes above the register banks form a block of bit-addressable memory space. The 8051 instruction set includes a wide selection of single-bit instructions and the 128 bits in this area can be directly addressed by these instructions. The bit addresses in this area are 00H through 7FH.

All of the bytes in the lower 128 bytes can be accessed by either direct or indirect addressing. The upper 128 bytes RAM can only be accessed by indirect addressing. These spaces are used for data RAM and stack.




Figure 8.3 Lower 128 bytes RAM

8.3 External Data Memory

MC97F60128 has 8,192 bytes XRAM and XSFR. This area has no relation with RAM/FLASH. It can be read and written to through SFR with 8-bit unit.




Figure 8.4 XDATA Memory Area

8.4 SFR Map

8.4.1 SFR Map Summary

-	Reserved
	M8051 compatible

	00H/8H ⁽¹⁾	01H/9H	02H/0AH	03H/0BH	04H/0CH	05H/0DH	06H/0EH	07H/0FH
0F8H	XBANK	-	FSADRH	FSADRM	FSADRL	FIDR	FMCR	MODINR
0F0H	B	PDIO	BUZCR	BUZDR	SPWRL	SPWRH	XSPCR	SINTCR
0E8H	RSTFR	PBIO	P0PU	P1PU	P2PU	P3PU	P4PU	P5PU
0E0H	ACC	PAIO	T3CRL	T3CRH	T3ADRL	T3ADRH	T3BDRL	T3BDRH
0D8H	LVRCR	P9IO	T1CR	T1CNT	T1DR/ T1CDR	T2CR	T2CNT	T2DR/ T2CDR
0D0H	PSW	P8IO	T0CR	T0CNT	T0DR/ T0CDR	TIFLAG	PLLCR	PADB
0C8H	OSCCR	P7IO	EIPOL4L	EIPOL4H	P0DB	P1DB	P46DB	P9DB
0C0H	P7	P6IO	EIPOL0L	EIPOL0H	EIPOL2L	EIPOL2H	EIPOL3L	EIPOL3H
0B8H	P6	P5IO	EIFLAG0	EIFLAG1	EIFLAG2	EIFLAG3	EIFLAG4	EIPOL1
0B0H	P5	P4IO	P0IO	P1IO	P2IO	P3IO	PBPU	PDPU
0A8H	IE	IE1	IE2	IE3		P8PU	P9PU	PAPU
0A0H	P4	P9	EO	PA	PB	PD	P6PU	P7PU
98H	P3	P8	IP1L	IP1H	IP2L	IP2H	IP3L	IP3H
90H	P2	XSP	IP0L	IP0H	MEX1	MEX2	MEX3	MEXSP
88H	P1	WTDR/ WTCNT	SCCR	BITCR	BITCNT	WDTCR	WTDTR/ WDCNT	WTCR
80H	P0	SP	DPL	DPH	DPL1	DPH1	LVICR	PCON

Table 8-1 SFR Map Summary

NOTE)

1. 00H/8H, These registers are bit-addressable.

	00H/08H	01H/09H	02H/0AH	03H/0BH	04H/0CH	05H/0DH	06H/0EH	07H/0FH
40C8H	DAOFSCR	DACIFCR	DACIFCMD					
40C0H	DACCR	PGSR	DACDRL	DACDRH	DACBRL	DACBRH	VPCR	SFDDNO
40B8H	VPADDR1	VPADDR2	VPADDR3	VPSIZE1	VPSIZE2	VPSIZE3	VPINF1	VPINF2
40B0H	DECCR	DFIFOR	DECDR	DBDLR	DODRL	DODRH	FAFLAG	SFCMD
40A8H	PWMCRL	PWMCRH	PWMADRL	PWMADRH	PWMBDRL	PWMBDRH	PWMCNTL	PWMCNTH
40A0H	T8DLYA	T8DLYB	T8DLYC	T8DR	T8CAPR	T8CNT	PWMDLYDR	NFILDR
4098H	T8PPRL	T8PPRH	T8ADRL	T8ADRH	T8BDRL	T8BDRH	T8CDRL	T8CDRH
4090H	T7CR	T7CNT/ T7DR/ T7CAPR	T8CR	T8PCR1	T8PCR2	T8PCR3	T8ISR	T8MSK
4088H	T6CRL	T6CRH	T6ADRL	T6ADRH	T6BDRL	T6BDRH	SPI2CRL	SPI2CRH
4080H	T5CRL	T5CRH	T5ADRL	T5ADRH	T5BDRL	T5BDRH	SPI2SRL	SPI2SRH
4078H	T4CRL	T4CRH	T4ADRL	T4ADRH	T4BDRL	T4BDRH		SPI2DR
4070H	UART4CR1	UART4CR2	UART4CR3	UART4ST	UART4BD	UART4DR		
4068H	UART3CR1	UART3CR2	UART3CR3	UART3ST	UART3BD	UART3DR		
4060H	UART2CR1	UART2CR2	UART2CR3	UART2ST	UART2BD	UART2DR	PGINTCR	PGIFLAG
4058H								
4050H								
4048H	USI1ST1	USI1ST2	USI1BD	USI1SDHR	USI1DR	USI1SCLR	USI1SCHR	USI1SAR
4040H	USI1CR1	USI1CR2	USI1CR3	USI1CR4				
4038H	USI0ST1	USI0ST2	USI0BD	USI0SDHR	USI0DR	USI0SCLR	USI0SCHR	USI0SAR
4030H	USI0CR1	USI0CR2	USI0CR3	USI0CR4				PDFSR
4028H	P6FSRL	P6FSRH	P7FSRL	P7FSRH	P8FSR	P9FSR	PAFSR	PBFSR
4020H	P2FSRL	P2FSRH	P3FSRL	P3FSRH	P4FSRL	P4FSRH	P5FSRL	P5FSRH
4018H	P8OD	P9OD	PAOD	PBOD	PDOD	P0FSR	P1FSRL	P1FSRH
4010H	P0OD	P1OD	P2OD	P3OD	P4OD	P5OD	P6OD	P7OD
4008H		LCDCCR	LDCRDL	LDCDRH	LCDBCR	SPI3CR	SPI3DR	SPI3SR
4000H	ADCRL	ADCRH	ADCCRL	ADCCRH	TINTCR			

Table 8-2 XSFR Map Summary

8.4.2 SFR Map

Address	Function	Symbol	R/W	@Reset								
				7	6	5	4	3	2	1	0	
80H	P0 Data Register	P0	R/W	0	0	0	0	0	0	0	0	0
81H	Stack Pointer	SP	R/W	0	0	0	0	0	1	1	1	1
82H	Data Pointer Register Low	DPL	R/W	0	0	0	0	0	0	0	0	0
83H	Data Pointer Register High	DPH	R/W	0	0	0	0	0	0	0	0	0
84H	Data Pointer Register Low 1	DPL1	R/W	0	0	0	0	0	0	0	0	0
85H	Data Pointer Register High 1	DPH1	R/W	0	0	0	0	0	0	0	0	0
86H	Low Voltage Indicator Control Register	LVICR	R/W	–	–	0	0	0	0	0	0	0
87H	Power Control Register	PCON	R/W	0	–	–	–	0	0	0	0	0
88H	P1 Data Register	P1	R/W	0	0	0	0	0	0	0	0	0
89H	Watch Timer Data Register	WTDR	W	0	1	1	1	1	1	1	1	1
	Watch Timer Counter Register	WTCNT	R	–	0	0	0	0	0	0	0	0
8AH	System and Clock Control Register	SCCR	R/W	–	0	–	–	–	–	0	0	0
8BH	BIT Control Register	BITCR	R/W	0	0	0	0	0	0	0	0	1
8CH	Basic Interval Timer Counter Register	BITCNT	R	0	0	0	0	0	0	0	0	0
8DH	Watch Dog Timer Control Register	WDTCR	R/W	0	0	0	0	–	–	0	0	0
8EH	Watch Dog Timer Data Register	WDTDR	W	1	1	1	1	1	1	1	1	1
	Watch Dog Timer Counter Register	WDCNT	R	0	0	0	0	0	0	0	0	0
8FH	Watch Timer Control Register	WTCR	R/W	0	–	0	0	0	0	0	0	0
90H	P2 Data Register	P2	R/W	0	0	0	0	0	0	0	0	0
91H	Extended Stack Pointer	XSP	R/W	0	0	0	0	0	0	0	0	0
92H	Interrupt Priority Register 0 Low Register	IP0L	R/W	–	–	0	0	0	0	0	0	0
93H	Interrupt Priority Register 0 High Register	IP0H	R/W	–	–	0	0	0	0	0	0	0
94H	Memory Extension Register 1	MEX1	R/W	0	0	0	0	0	0	0	0	0
95H	Memory Extension Register 2	MEX2	R/W	0	0	0	0	0	0	0	0	0
96H	Memory Extension Register 3	MEX3	R/W	0	0	0	0	0	0	0	0	0
97H	Memory Extension Stack Pointer	MEXSP	R/W	–	1	1	1	1	1	1	1	1
98H	P3 Data Register	P3	R/W	0	0	0	0	0	0	0	0	0
99H	P8 Data Register	P8	R/W	0	0	0	0	0	0	0	0	0
9AH	Interrupt Priority Register 1 Low Register	IP1L	R/W	–	–	0	0	0	0	0	0	0
9BH	Interrupt Priority Register 1 High Register	IP1H	R/W	–	–	0	0	0	0	0	0	0
9CH	Interrupt Priority Register 2 Low Register	IP2L	R/W	–	–	0	0	0	0	0	0	0
9DH	Interrupt Priority Register 2 High Register	IP2H	R/W	–	–	0	0	0	0	0	0	0
9EH	Interrupt Priority Register 3 Low Register	IP3L	R/W	–	–	0	0	0	0	0	0	0
9FH	Interrupt Priority Register 3 High Register	IP3H	R/W	–	–	0	0	0	0	0	0	0

Table 8-3 SFR Map

Address	Function	Symbol	R/W	@Reset							
				7	6	5	4	3	2	1	0
A0H	P4 Data Register	P4	R/W	0	0	0	0	0	0	0	0
A1H	P9 Data Register	P9	R/W	–	–	–	0	0	0	0	0
A2H	Extended Operation Register	EO	R/W	–	–	–	0	–	0	0	0
A3H	PA Data Register	PA	R/W	–	–	–	0	0	0	0	0
A4H	PB Data Register	PB	R/W	–	–	–	–	–	0	0	0
A5H	PD Data Register	PD	R/W	–	–	–	0	0	0	0	0
A6H	P6 Pull-up Resistor Selection Register	P6PU	R/W	–	–	0	0	0	0	0	0
A7H	P7 Pull-up Resistor Selection Register	P7PU	R/W	0	0	0	0	0	0	0	0
A8H	Interrupt Enable Register	IE	R/W	0	–	0	0	0	0	0	0
A9H	Interrupt Enable Register 1	IE1	R/W	–	–	0	0	0	0	0	0
AAH	Interrupt Enable Register 2	IE2	R/W	–	–	0	0	0	0	0	0
ABH	Interrupt Enable Register 3	IE3	R/W	–	–	0	0	0	0	0	0
ACH	Reserved	–	–	–	–	–	–	–	–	–	–
ADH	P8 Pull-up Resistor Selection Register	P8PU	R/W	0	0	0	0	0	0	0	0
AEH	P9 Pull-up Resistor Selection Register	P9PU	R/W	–	–	–	0	0	0	0	0
AFH	PA Pull-up Resistor Selection Register	PAPU	R/W	–	–	–	0	0	0	0	0
B0H	P5 Data Register	P5	R/W	0	0	0	0	0	0	0	0
B1H	P4 Direction Register	P4IO	R/W	0	0	0	0	0	0	0	0
B2H	P0 Direction Register	P0IO	R/W	0	0	0	0	0	0	0	0
B3H	P1 Direction Register	P1IO	R/W	0	0	0	0	0	0	0	0
B4H	P2 Direction Register	P2IO	R/W	0	0	0	0	0	0	0	0
B5H	P3 Direction Register	P3IO	R/W	0	0	0	0	0	0	0	0
B6H	PB Pull-up Resistor Selection Register	PBPU	R/W	–	–	–	–	–	0	0	0
B7H	PD Pull-up Resistor Selection Register	PDPU	R/W	–	–	–	0	0	0	0	0
B8H	P6 Data Register	P6	R/W	–	–	0	0	0	0	0	0
B9H	P5 Direction Register	P5IO	R/W	0	0	0	0	0	0	0	0
BAH	External Interrupt Flag Register 0	EIFLAG0	R/W	0	0	0	0	0	0	0	0
BBH	External Interrupt Flag Register 1	EIFLAG1	R/W	0	0	0	0	0	0	0	0
BCH	External Interrupt Flag Register 2	EIFLAG2	R/W	0	0	0	0	0	0	0	0
BDH	External Interrupt Flag Register 3	EIFLAG3	R/W	–	–	–	0	0	0	0	0
BEH	External Interrupt Flag Register 4	EIFLAG4	R/W	–	–	–	0	0	0	0	0
BFH	External Interrupt Polarity 1 Register	EIPOL1	R/W	–	–	0	0	0	0	0	0

Table 8-4 Table 8.3 SFR Map (Continued)

Address	Function	Symbol	R/W	@Reset								
				7	6	5	4	3	2	1	0	
C0H	P7 Data Register	P7	R/W	0	0	0	0	0	0	0	0	0
C1H	P6 Direction Register	P6IO	R/W	-	-	0	0	0	0	0	0	0
C2H	External Interrupt Polarity 0 Low Register	EIPOL0L	R/W	0	0	0	0	0	0	0	0	0
C3H	External Interrupt Polarity 0 High Register	EIPOL0H	R/W	0	0	0	0	0	0	0	0	0
C4H	External Interrupt Polarity 2 Low Register	EIPOL2L	R/W	0	0	0	0	0	0	0	0	0
C5H	External Interrupt Polarity 2 High Register	EIPOL2H	R/W	0	0	0	0	0	0	0	0	0
C6H	External Interrupt Polarity 3 Low Register	EIPOL3L	R/W	0	0	0	0	0	0	0	0	0
C7H	External Interrupt Polarity 3 High Register	EIPOL3H	R/W	-	-	-	-	-	-	-	0	0
C8H	Oscillator Control Register	OSCCR	R/W	-	-	0	0	1	0	0	0	0
C9H	P7 Direction Register	P7IO	R/W	0	0	0	0	0	0	0	0	0
CAH	External Interrupt Polarity 4 Low Register	EIPOL4L	R/W	0	0	0	0	0	0	0	0	0
CBH	External Interrupt Polarity 4 High Register	EIPOL4H	R/W	-	-	-	-	-	-	-	0	0
CCH	P0 Debounce Enable Register	P0DB	R/W	0	0	0	0	0	0	0	0	0
CDH	P1 Debounce Enable Register	P1DB	R/W	0	0	0	0	0	0	0	0	0
CEH	P46 Debounce Enable Register	P46DB	R/W	-	-	-	0	0	0	0	0	0
CFH	P9 Debounce Enable Register	P9DB	R/W	-	-	-	0	0	0	0	0	0
D0H	Program Status Word Register	PSW	R/W	0	0	0	0	0	0	0	0	0
D1H	P8 Direction Register	P8IO	R/W	0	0	0	0	0	0	0	0	0
D2H	Timer 0 Control Register	T0CR	R/W	0	-	0	0	0	0	0	0	0
D3H	Timer 0 Counter Register	T0CNT	R	0	0	0	0	0	0	0	0	0
D4H	Timer 0 Data Register	T0DR	R/W	1	1	1	1	1	1	1	1	1
D4H	Timer 0 Capture Data Register	T0CDR	R	0	0	0	0	0	0	0	0	0
D5H	Timer Interrupt Flag Register	TIFLAG	R/W	-	-	0	0	0	0	0	0	0
D6H	Phase Locked Loop Control Register	PLLCR	R/W	-	-	0	0	0	0	0	0	0
D7H	PA Debounce Enable Register	PADB	R/W	-	-	-	0	0	0	0	0	0
D8H	Low Voltage Reset Control Register	LVRCCR	R/W	0	-	-	0	0	0	0	0	0
D9H	P9 Direction Register	P9IO	R/W	-	-	-	0	0	0	0	0	0
DAH	Timer 1 Control Register	T1CR	R/W	0	-	0	0	0	0	0	0	0
DBH	Timer 1 Counter Register	T1CNT	R	0	0	0	0	0	0	0	0	0
DCH	Timer 1 Data Register	T1DR	R/W	1	1	1	1	1	1	1	1	1
DCH	Timer 1 Capture Data Register	T1CDR	R	0	0	0	0	0	0	0	0	0
DDH	Timer 2 Control Register	T2CR	R/W	0	-	0	0	0	0	0	0	0
DEH	Timer 2 Counter Register	T2CNT	R	0	0	0	0	0	0	0	0	0
DFH	Timer 2 Data Register	T2DR	R/W	1	1	1	1	1	1	1	1	1
DFH	Timer 2 Capture Data Register	T2CDR	R	0	0	0	0	0	0	0	0	0

Table 8-5 Table 8.3 SFR Map (Continued)

Address	Function	Symbol	R/W	@Reset								
				7	6	5	4	3	2	1	0	
E0H	Accumulator A Register	ACC	R/W	0	0	0	0	0	0	0	0	0
E1H	PA Direction Register	PAIO	R/W	–	–	–	0	0	0	0	0	0
E2H	Timer 3 Control Low Register	T3CRL	R	0	0	0	–	–	0	0	0	0
E3H	Timer 3 Control High Register	T3CRH	R	0	0	0	0	–	–	–	–	0
E4H	Timer 3 A Data Low Register	T3ADRL	R/W	1	1	1	1	1	1	1	1	1
E5H	Timer 3 A Data High Register	T3ADRH	R/W	1	1	1	1	1	1	1	1	1
E6H	Timer 3 B Data Low Register	T3BDRL	R/W	1	1	1	1	1	1	1	1	1
E7H	Timer 3 B Data High Register	T3BDRH	R/W	1	1	1	1	1	1	1	1	1
E8H	Reset Flag Register	RSTFR	R/W	1	x	0	0	x	–	–	–	0
E9H	PB Direction Register	PBIO	R/W	–	–	–	–	–	0	0	0	0
EAH	P0 Pull-up Resistor Selection Register	P0PU	R/W	0	0	0	0	0	0	0	0	0
EBH	P1 Pull-up Resistor Selection Register	P1PU	R/W	0	0	0	0	0	0	0	0	0
ECH	P2 Pull-up Resistor Selection Register	P2PU	R/W	0	0	0	0	0	0	0	0	0
EDH	P3 Pull-up Resistor Selection Register	P3PU	R/W	0	0	0	0	0	0	0	0	0
EEH	P4 Pull-up Resistor Selection Register	P4PU	R/W	0	0	0	0	0	0	0	0	0
EFH	P5 Pull-up Resistor Selection Register	P5PU	R/W	0	0	0	0	0	0	0	0	0
F0H	B Register	B	R/W	0	0	0	0	0	0	0	0	0
F1H	PD Direction Register	PDIO	R/W	–	–	–	0	0	0	0	0	0
F2H	BUZZER Control Register	BUZCR	R/W	–	–	–	–	0	0	0	0	0
F3H	BUZZER Data Register	BUZDR	R/W	1	1	1	1	1	1	1	1	1
F4H	Stack Pointer Watch Low Register	SPWRL	R/W	1	1	1	1	1	1	1	1	1
F5H	Stack Pointer Watch High Register	SPWRH	R/W	0	0	0	0	1	1	1	1	1
F6H	Extended Stack Pointer Control Register	XSPCR	R/W	–	–	–	–	–	–	–	–	0
F7H	System Interrupt Control Register	SINTCR	R/W	–	–	–	0	–	–	–	–	0
F8H	External RAM Bank Selection Register	XBANK	R/W	0	0	0	0	0	0	0	0	0
F9H	Reserved	–	–	–	–	–	–	–	–	–	–	–
FAH	Flash Sector Address High Register	FSADRH	R/W	–	–	–	–	0	0	0	0	0
FBH	Flash Sector Address Middle Register	FSADRM	R/W	0	0	0	0	0	0	0	0	0
FCH	Flash Sector Address Low Register	FSADRL	R/W	0	0	0	0	0	0	0	0	0
FDH	Flash Identification Register	FIDR	R/W	0	0	0	0	0	0	0	0	0
FEH	Flash Mode Control Register	FMCR	R/W	0	–	–	–	–	0	0	0	0
FFH	Mode Entry Register	MODINR	R	–	–	–	–	–	–	–	0	0

Table 8-6 Table 8.3 SFR Map (Concluded)

Address	Function	Symbol	R/W	@Reset								
				7	6	5	4	3	2	1	0	
4000H	A/D Converter Data Low Register	ADCDRL	R	x	x	x	x	x	x	x	x	x
4001H	A/D Converter Data High Register	ADCDRH	R	x	x	x	x	x	x	x	x	x
4002H	A/D Converter Control Low Register	ADCCRL	R/W	0	0	–	0	0	0	0	0	0
4003H	A/D Converter Control High Register	ADCCRH	R/W	–	0	0	0	0	0	0	0	0
4004H	Timer Interrupt Control Register	TINTCR	R/W	–	–	0	0	0	0	0	0	0
4005H	Reserved	–	–	–	–	–	–	–	–	–	–	–
4006H	Reserved	–	–	–	–	–	–	–	–	–	–	–
4007H	Reserved	–	–	–	–	–	–	–	–	–	–	–
4008H	Reserved	–	–	–	–	–	–	–	–	–	–	–
4009H	LCD Contrast Control Register	LCDCR	R/W	0	–	–	–	0	0	0	0	0
400AH	LCD Driver Control Low Register	LCDCRL	R/W	–	–	–	0	0	0	0	0	0
400BH	LCD Driver Control High Register	LCDCRH	R/W	–	–	–	0	0	–	0	0	0
400CH	LCD Automatic Bias Control Register	LCDBCR	R/W	0	0	0	0	0	0	0	0	0
400DH	SPI3 Control Register	SPI3CR	R/W	0	0	0	0	0	0	0	0	0
400EH	SPI3 Data Register	SPI3DR	R/W	0	0	0	0	0	0	0	0	0
400FH	SPI3 Status Register	SPI3SR	R/W	0	0	0	–	0	0	–	–	–
4010H	P0 Open-drain Selection Register	P0OD	R/W	0	0	0	0	0	0	0	0	0
4011H	P1 Open-drain Selection Register	P1OD	R/W	0	0	0	0	0	0	0	0	0
4012H	P2 Open-drain Selection Register	P2OD	R/W	0	0	0	0	0	0	0	0	0
4013H	P3 Open-drain Selection Register	P3OD	R/W	0	0	0	0	0	0	0	0	0
4014H	P4 Open-drain Selection Register	P4OD	R/W	0	0	0	0	0	0	0	0	0
4015H	P5 Open-drain Selection Register	P5OD	R/W	0	0	0	0	0	0	0	0	0
4016H	P6 Open-drain Selection Register	P6OD	R/W	–	–	0	0	0	0	0	0	0
4017H	P7 Open-drain Selection Register	P7OD	R/W	0	0	0	0	0	0	0	0	0
4018H	P8 Open-drain Selection Register	P8OD	R/W	0	0	0	0	0	0	0	0	0
4019H	P9 Open-drain Selection Register	P9OD	R/W	–	–	–	0	0	0	0	0	0
401AH	PA Open-drain Selection Register	PAOD	R/W	–	–	–	0	0	0	0	0	0
401BH	PB Open-drain Selection Register	PBOD	R/W	–	–	–	–	–	0	0	0	0
401CH	PD Open-drain Selection Register	PDOD	R/W	–	–	–	0	0	0	0	0	0
401DH	P0 Function Selection Register	P0FSR	R/W	0	0	0	0	0	0	0	0	0
401EH	P1 Function Selection Low Register	P1FSRL	R/W	0	0	0	0	0	0	0	0	0
401FH	P1 Function Selection High Register	P1FSRH	R/W	–	–	–	–	0	0	0	0	0

Table 8-7 XSFR Map

Address	Function	Symbol	R/W	@Reset							
				7	6	5	4	3	2	1	0
4020H	P2 Function Selection Low Register	P2FSRL	R/W	0	0	0	0	0	0	0	0
4021H	P2 Function Selection High Register	P2FSRH	R/W	–	–	–	0	0	0	0	0
4022H	P3 Function Selection Low Register	P3FSRL	R/W	0	0	0	0	0	0	0	0
4023H	P3 Function Selection High Register	P3FSRH	R/W	0	0	0	0	0	0	0	0
4024H	P4 Function Selection Low Register	P4FSRL	R/W	–	–	–	0	0	0	0	0
4025H	P4 Function Selection High Register	P4FSRH	R/W	–	0	0	0	0	0	0	0
4026H	P5 Function Selection Low Register	P5FSRL	R/W	–	–	0	0	0	0	0	0
4027H	P5 Function Selection High Register	P5FSRH	R/W	–	0	0	0	0	0	0	0
4028H	P6 Function Selection Low Register	P6FSRL	R/W	0	0	0	0	0	0	0	0
4029H	P6 Function Selection High Register	P6FSRH	R/W	–	–	–	–	–	0	0	0
402AH	P7 Function Selection Low Register	P7FSRL	R/W	0	0	0	0	0	0	0	0
402BH	P7 Function Selection High Register	P7FSRH	R/W	–	–	–	–	0	0	0	0
402CH	P8 Function Selection Register	P8FSR	R/W	0	0	0	0	0	0	0	0
402DH	P9 Function Selection Register	P9FSR	R/W	–	–	–	–	–	0	0	0
402EH	PA Function Selection Register	PAFSR	R/W	–	–	–	0	0	0	0	0
402FH	PB Function Selection Register	PBFSR	R/W	–	–	–	–	–	0	0	0
4030H	USI0 Control Register 1	USI0CR1	R/W	0	0	0	0	0	0	0	0
4031H	USI0 Control Register 2	USI0CR2	R/W	0	0	0	0	0	0	0	0
4032H	USI0 Control Register 3	USI0CR3	R/W	0	0	0	0	0	0	0	0
4033H	USI0 Control Register 4	USI0CR4	R/W	0	–	0	0	0	0	0	0
4034H	Reserved	–	–	–	–	–	–	–	–	–	–
4035H	Reserved	–	–	–	–	–	–	–	–	–	–
4036H	Reserved	–	–	–	–	–	–	–	–	–	–
4037H	PD Function Selection Register	PDFSR	R/W	–	–	–	0	0	0	0	0
4038H	USI0 Status Register 1	USI0ST1	R/W	1	0	0	0	0	0	0	0
4039H	USI0 Status Register 2	USI0ST2	R/W	0	0	0	0	0	0	0	0
403AH	USI0 Baud Rate Generation Register	USI0BD	R/W	1	1	1	1	1	1	1	1
403BH	USI0 SDA Hold Time Register	USI0SDHR	R/W	0	0	0	0	0	0	0	1
403CH	USI0 Data Register	USI0DR	R/W	0	0	0	0	0	0	0	0
403DH	USI0 SCL Low Period Register	USI0SCLR	R/W	0	0	1	1	1	1	1	1
403EH	USI0 SCL High Period Register	USI0SCHR	R/W	0	0	1	1	1	1	1	1
403FH	USI0 Slave Address Register	USI0SAR	R/W	0	0	0	0	0	0	0	0

Table 8-8 Table 8.4 XSFR Map (Continued)

Address	Function	Symbol	R/W	@Reset								
				7	6	5	4	3	2	1	0	
4040H	USI1 Control Register 1	USI1CR1	R/W	0	0	0	0	0	0	0	0	0
4041H	USI1 Control Register 2	USI1CR2	R/W	0	0	0	0	0	0	0	0	0
4042H	USI1 Control Register 3	USI1CR3	R/W	0	0	0	0	0	0	0	0	0
4043H	USI1 Control Register 4	USI1CR4	R/W	0	-	0	0	0	0	0	0	0
4044H	Reserved	-	-	-	-	-	-	-	-	-	-	-
4045H	Reserved	-	-	-	-	-	-	-	-	-	-	-
4046H	Reserved	-	-	-	-	-	-	-	-	-	-	-
4047H	Reserved	-	-	-	-	-	-	-	-	-	-	-
4048H	USI1 Status Register 1	USI1ST1	R/W	1	0	0	0	0	0	0	0	0
4049H	USI1 Status Register 2	USI1ST2	R/W	0	0	0	0	0	0	0	0	0
404AH	USI1 Baud Rate Generation Register	USI1BD	R/W	1	1	1	1	1	1	1	1	1
404BH	USI1 SDA Hold Time Register	USI1SDHR	R/W	0	0	0	0	0	0	0	0	1
404CH	USI1 Data Register	USI1DR	R/W	0	0	0	0	0	0	0	0	0
404DH	USI1 SCL Low Period Register	USI1SCLR	R/W	0	0	1	1	1	1	1	1	1
404EH	USI1 SCL High Period Register	USI1SCHR	R/W	0	0	1	1	1	1	1	1	1
404FH	USI1 Slave Address Register	USI1SAR	R/W	0	0	0	0	0	0	0	0	0
4050H	Reserved	-	-	-	-	-	-	-	-	-	-	-
4051H	Reserved	-	-	-	-	-	-	-	-	-	-	-
4052H	Reserved	-	-	-	-	-	-	-	-	-	-	-
4053H	Reserved	-	-	-	-	-	-	-	-	-	-	-
4054H	Reserved	-	-	-	-	-	-	-	-	-	-	-
4055H	Reserved	-	-	-	-	-	-	-	-	-	-	-
4056H	Reserved	-	-	-	-	-	-	-	-	-	-	-
4057H	Reserved	-	-	-	-	-	-	-	-	-	-	-
4058H	Reserved	-	-	-	-	-	-	-	-	-	-	-
4059H	Reserved	-	-	-	-	-	-	-	-	-	-	-
405AH	Reserved	-	-	-	-	-	-	-	-	-	-	-
405BH	Reserved	-	-	-	-	-	-	-	-	-	-	-
405CH	Reserved	-	-	-	-	-	-	-	-	-	-	-
405DH	Reserved	-	-	-	-	-	-	-	-	-	-	-
405EH	Reserved	-	-	-	-	-	-	-	-	-	-	-
405FH	Reserved	-	-	-	-	-	-	-	-	-	-	-

Table 8-9 Table 8.4 XSFR Map (Continued)

Address	Function	Symbol	R/W	@Reset							
				7	6	5	4	3	2	1	0
4060H	UART2 Control Register 1	UART2CR1	R/W	–	–	0	0	0	0	0	–
4061H	UART2 Control Register 2	UART2CR2	R/W	0	0	0	0	0	0	0	0
4062H	UART2 Control Register 3	UART2CR3	R/W	–	0	–	–	–	0	0	0
4063H	UART2 Status Register	UART2ST	R/W	1	0	0	0	0	0	0	0
4064H	UART2 Baud Rate Generation Register	UART2BD	R/W	1	1	1	1	1	1	1	1
4065H	UART2 Data Register	UART2DR	R/W	0	0	0	0	0	0	0	0
4066H	PWM Generator Interrupt Control Register	PGINTCR	R/W	–	–	–	–	0	0	0	0
4067H	PWM Generator Interrupt Flag Register	PGIFLAG	R/W	–	–	–	–	0	0	0	0
4068H	UART3 Control Register 1	UART3CR1	R/W	–	–	0	0	0	0	0	–
4069H	UART3 Control Register 2	UART3CR2	R/W	0	0	0	0	0	0	0	0
406AH	UART3 Control Register 3	UART3CR3	R/W	–	0	–	–	–	0	0	0
406BH	UART3 Status Register	UART3ST	R/W	1	0	0	0	0	0	0	0
406CH	UART3 Baud Rate Generation Register	UART3BD	R/W	1	1	1	1	1	1	1	1
406DH	UART3 Data Register	UART3DR	R/W	0	0	0	0	0	0	0	0
406EH	Reserved	–	–	–	–	–	–	–	–	–	–
406FH	Reserved	–	–	–	–	–	–	–	–	–	–
4070H	UART4 Control Register 1	UART4CR1	R/W	–	–	0	0	0	0	0	–
4071H	UART4 Control Register 2	UART4CR2	R/W	0	0	0	0	0	0	0	0
4072H	UART4 Control Register 3	UART4CR3	R/W	–	0	–	–	–	0	0	0
4073H	UART4 Status Register	UART4ST	R/W	1	0	0	0	0	0	0	0
4074H	UART4 Baud Rate Generation Register	UART4BD	R/W	1	1	1	1	1	1	1	1
4075H	UART4 Data Register	UART4DR	R/W	0	0	0	0	0	0	0	0
4076H	Reserved	–	–	–	–	–	–	–	–	–	–
4077H	Reserved	–	–	–	–	–	–	–	–	–	–
4078H	Timer 4 Control Low Register	T4CRL	R/W	0	0	0	–	–	0	0	0
4079H	Timer 4 Control High Register	T4CRH	R/W	0	0	0	0	–	–	–	0
407AH	Timer 4 A Data Low Register	T4ADRL	R/W	1	1	1	1	1	1	1	1
407BH	Timer 4 A Data High Register	T4ADRH	R/W	1	1	1	1	1	1	1	1
407CH	Timer 4 B Data Low Register	T4BDRL	R/W	1	1	1	1	1	1	1	1
407DH	Timer 4 B Data High Register	T4BDRH	R/W	1	1	1	1	1	1	1	1
407EH	Reserved	–	–	–	–	–	–	–	–	–	–
407FH	SPI2 Data Register	SPI2DR	R/W	0	0	0	0	0	0	0	0

Table 8-10 Table 8.4 XSFR Map (Continued)

Address	Function	Symbol	R/W	@Reset							
				7	6	5	4	3	2	1	0
4080H	Timer 5 Control Low Register	T5CRL	R/W	0	0	0	–	–	0	0	0
4081H	Timer 5 Control High Register	T5CRH	R/W	0	0	0	0	–	–	–	0
4082H	Timer 5 A Data Low Register	T5ADRL	R/W	1	1	1	1	1	1	1	1
4083H	Timer 5 A Data High Register	T5ADRH	R/W	1	1	1	1	1	1	1	1
4084H	Timer 5 B Data Low Register	T5BDRL	R/W	1	1	1	1	1	1	1	1
4085H	Timer 5 B Data High Register	T5BDRH	R/W	1	1	1	1	1	1	1	1
4086H	SPI2 Status Low Register	SPI2SRL	R/W	0	0	0	–	0	1	–	–
4087H	SPI2 Status High Register	SPI2SRH	R/W	–	0	0	–	0	0	–	0
4088H	Timer 6 Control Low Register	T6CRL	R/W	0	0	0	–	–	0	0	0
4089H	Timer 6 Control High Register	T6CRH	R/W	0	0	0	0	–	–	–	0
408AH	Timer 6 A Data Low Register	T6ADRL	R/W	1	1	1	1	1	1	1	1
408BH	Timer 6 A Data High Register	T6ADRH	R/W	1	1	1	1	1	1	1	1
408CH	Timer 6 B Data Low Register	T6BDRL	R/W	1	1	1	1	1	1	1	1
408DH	Timer 6 B Data High Register	T6BDRH	R/W	1	1	1	1	1	1	1	1
408EH	SPI2 Control Low Register	SPI2CRL	R/W	–	–	–	0	–	–	–	0
408FH	SPI2 Control High Register	SPI2CRH	R/W	0	0	0	0	0	0	0	0
4090H	Timer 7 Control Register	T7CR	R/W	0	0	0	0	0	0	0	0
4091H	Timer 7 Counter Register	T7CNT	R	0	0	0	0	0	0	0	0
4091H	Timer 7 Data Register	T7DR	W	1	1	1	1	1	1	1	1
4091H	Timer 7 Capture Data Register	T7CAPR	R	0	0	0	0	0	0	0	0
4092H	Timer 8 Control Register	T8CR	R/W	0	0	0	0	0	0	0	0
4093H	Timer 8 PWM Control Register 1	T8PCR1	R/W	0	0	0	0	0	0	0	0
4094H	Timer 8 PWM Control Register 2	T8PCR2	R/W	0	–	0	0	0	0	0	0
4095H	Timer 8 PWM Control Register 3	T8PCR3	R/W	0	0	0	0	0	0	0	0
4096H	Timer 8 Interrupt Status Register	T8ISR	R/W	0	0	0	0	0	–	–	–
4097H	Timer 8 Interrupt Mask Register	T8MSK	R/W	0	0	0	0	0	–	–	–
4098H	Timer 8 PWM Period Low Register	T8PPRL	R/W	1	1	1	1	1	1	1	1
4099H	Timer 8 PWM Period High Register	T8PPRH	R/W	–	–	–	–	–	–	0	0
409AH	Timer 8 PWMA Duty Low Register	T8ADRL	R/W	0	1	1	1	1	1	1	1
409BH	Timer 8 PWMA Duty High Register	T8ADRH	R/W	–	–	–	–	–	–	0	0
409CH	Timer 8 PWM B Duty Low Register	T8BDRL	R/W	0	1	1	1	1	1	1	1
409DH	Timer 8 PWM B Duty High Register	T8BDRH	R/W	–	–	–	–	–	–	0	0
409EH	Timer 8 PWM C Duty Low Register	T8CDRL	R/W	0	1	1	1	1	1	1	1
409FH	Timer 8 PWM C Duty High Register	T8CDRH	R/W	–	–	–	–	–	–	0	0

Table 8-11 Table 8.4 XSFR Map (Continued)

Address	Function	Symbol	R/W	@Reset								
				7	6	5	4	3	2	1	0	
40A0H	Timer 8 PWM A Delay Register	T8DLYA	R/W	0	0	0	0	0	0	0	0	0
40A1H	Timer 8 PWM B Delay Register	T8DLYB	R/W	0	0	0	0	0	0	0	0	0
40A2H	Timer 8 PWM C Delay Register	T8DLYC	R/W	0	0	0	0	0	0	0	0	0
40A3H	Timer 8 Data Register	T8DR	R/W	1	1	1	1	1	1	1	1	1
40A4H	Timer 8 Capture Data Register	T8CAPR	R	0	0	0	0	0	0	0	0	0
40A5H	Timer 8 Counter Register	T8CNT	R	0	0	0	0	0	0	0	0	0
40A6H	PWM Generator Delay Data Register	PWMDLYDR	R/W	0	0	0	0	0	0	0	0	0
40A7H	PWM Generator Noise Filter Register	NFILDR	R/W	0	0	0	0	1	1	1	1	1
40A8H	PWM Generator Control Low Register	PWMCRL	R/W	0	0	0	0	0	0	0	0	0
40A9H	PWM Generator Control High Register	PWMCRH	R/W	0	0	0	0	0	0	0	0	0
40AAH	PWM Generator A Data Low Register	PWMADRL	R/W	1	1	1	1	1	1	1	1	1
40ABH	PWM Generator A Data High Register	PWMADRH	R/W	–	–	–	–	–	–	–	1	1
40ACH	PWM Generator B Data Low Register	PWMBDRL	R/W	0	0	0	0	0	0	0	0	0
40ADH	PWM Generator B Data High Register	PWMBDRH	R/W	–	–	–	–	–	–	–	0	0
40AEH	PWM Generator Counter Low Register	PWMCNTL	R	0	0	0	0	0	0	0	0	0
40AFH	PWM Generator Counter High Register	PWMCNTH	R	–	–	–	–	–	–	–	0	0
40B0H	FADPCM Decoder Control Register	DECCR	R/W	0	0	0	0	0	0	0	0	0
40B1H	FADPCM Decoder FIFO Register	DFIFOR	R/W	0	0	0	0	0	0	0	0	0
40B2H	FADPCM Decoder Data Register	DECDR	R/W	0	0	0	0	0	0	0	0	0
40B3H	FADPCM Decoder Bundle Register	DBDLR	R/W	0	0	0	0	0	0	0	0	0
40B4H	FADPCM Decoder Output Data Low Register	DODRL	R	0	0	0	0	0	0	0	0	0
40B5H	FADPCM Decoder Output Data High Register	DODRH	R	1	0	0	0	0	0	0	0	0
40B6H	FADPCM Interrupt Flag Register	FAFLAG	R/W	0	–	–	–	0	0	0	0	0
40B7H	Serial Flash Command Register	SFCMD	R/W	0	0	0	0	0	0	0	0	0
40B8H	Voice Prompt Address Register 1	VPADDR1	R/W	0	0	0	0	0	0	0	0	0
40B9H	Voice Prompt Address Register 2	VPADDR2	R/W	0	0	0	0	0	0	0	0	0
40BAH	Voice Prompt Address Register 3	VPADDR3	R/W	0	0	0	0	0	0	0	0	0
40BBH	Voice Prompt Size Register 1	VPSIZE1	R/W	0	0	0	0	0	0	0	0	0
40BCH	Voice Prompt Size Register 2	VPSIZE2	R/W	0	0	0	0	0	0	0	0	0
40BDH	Voice Prompt Size Register 3	VPSIZE3	R/W	0	0	0	0	0	0	0	0	0
40BEH	Voice Prompt Inform Register 1	VPINF1	R/W	0	0	0	0	0	0	0	0	0
40BFH	Voice Prompt Inform Register 2	VPINF2	R/W	0	0	0	0	0	0	0	0	0

Table 8-12 Table 8.4 XSFR Map (Continued)

Address	Function	Symbol	R/W	@Reset							
				7	6	5	4	3	2	1	0
40C0H	D/A Converter Control Register	DACCR	R/W	0	0	0	0	0	0	0	0
40C1H	Programmable Gain Selection Register	PGSR	R/W	–	–	–	–	0	0	0	0
40C2H	D/A Converter Data Low Register	DACDRL	R/W	0	0	0	0	0	0	0	0
40C3H	D/A Converter Data High Register	DACDRH	R/W	0	0	0	0	0	0	0	0
40C4H	D/A Converter Buffer Low Register	DACBRL	R	0	0	0	0	0	0	0	0
40C5H	D/A Converter Buffer High Register	DACBRH	R	0	0	0	0	0	0	0	0
40C6H	Voice Prompt Control Register	VPCR	R/W	0	0	0	0	0	0	0	0
40C7H	Serial Flash Dummy and Data Number	SFDDNO	R/W	0	0	0	0	–	0	0	0
40C8H	D/A Converter Offset Control Register	DAOFSCR	R/W	0	0	–	–	0	0	0	0
40C9H	D/AC Interface Control Register	DACIFCR	R/W	0	–	0	0	0	0	0	0
40CAH	D/AC Interface Command Register	DACIFCMD	R/W	–	–	–	–	0	0	0	0
40CBH	Reserved	–	–	–	–	–	–	–	–	–	–
40CCH	Reserved	–	–	–	–	–	–	–	–	–	–
40CDH	Reserved	–	–	–	–	–	–	–	–	–	–
40CEH	Reserved	–	–	–	–	–	–	–	–	–	–
40CFH	Reserved	–	–	–	–	–	–	–	–	–	–

Table 8-13 Table 8.4 XSFR Map (Concluded)

8.4.3 SFR Map

ACC (Accumulator Register) : E0H

7	6	5	4	3	2	1	0
ACC							
RW	RW	RW	RW	RW	RW	RW	RW

Initial value : 00H

ACC Accumulator

B (B Register) : F0H

7	6	5	4	3	2	1	0
B							
RW	RW	RW	RW	RW	RW	RW	RW

Initial value : 00H

B B Register

SP (Stack Pointer) : 81H

7	6	5	4	3	2	1	0
SP							
RW	RW	RW	RW	RW	RW	RW	RW

Initial value : 07H

SP Stack Pointer

XSP (Extended Stack Pointer) : 91H

7	6	5	4	3	2	1	0
XSP							
RW	RW	RW	RW	RW	RW	RW	RW

Initial value : 07H

XSP Extended Stack Pointer

The XSP is a high of stack pointer when XSPEN bit of the XSPCR register is set. In this case Stack is located in XDATA memory and the maximal size of stack is equal to 64k-bytes. If the XSPEN bit is set to '0', the XSP register is ignored.

XSPCR (Extended Stack Pointer Control Register) : F6H

7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	XSPEN
-	-	-	-	-	-	-	RW

Initial value : 00H

XSPEN Extended Stack Pointer Enable/Disable

0 Disable

1 Enable

DPL (Data Pointer Register Low) : 82H

7	6	5	4	3	2	1	0
DPL							
RW	RW	RW	RW	RW	RW	RW	RW

Initial value : 00H

DPL Data Pointer Low

DPH (Data Pointer Register High) : 83H

7	6	5	4	3	2	1	0
DPH							
RW	RW	RW	RW	RW	RW	RW	RW

Initial value : 00H

DPH Data Pointer High

DPL1 (Data Pointer Register Low 1) : 84H

7	6	5	4	3	2	1	0
DPL1							
RW	RW	RW	RW	RW	RW	RW	RW

Initial value : 00H

DPL1 Data Pointer Low 1

DPH1 (Data Pointer Register High 1) : 85H

7	6	5	4	3	2	1	0
DPH1							
RW	RW	RW	RW	RW	RW	RW	RW

Initial value : 00H

DPH1 Data Pointer High 1

PSW (Program Status Word Register) : D0H

7	6	5	4	3	2	1	0
CY	AC	F0	RS1	RS0	OV	F1	P
RW	RW	RW	RW	RW	RW	RW	RW

Initial value : 00H

- CY Carry Flag
- AC Auxiliary Carry Flag
- F0 General Purpose User-Definable Flag
- RS1 Register Bank Select bit 1
- RS0 Register Bank Select bit 0
- OV Overflow Flag
- F1 User-Definable Flag
- P Parity Flag. Set/Cleared by hardware each instruction cycle to indicate an odd/even number of '1' bits in the accumulator

EO (Extended Operation Register) : A2H

7	6	5	4	3	2	1	0
-	-	-	TRAP_EN	-	DPSEL2	DPSEL1	DPSEL0
-	-	-	RW	-	RW	RW	RW

Initial value : 00H

TRAP_EN Select the Instruction (**Keep always '0'**).

0 Select MOVC @(DPTR++), A

1 Select Software TRAP Instruction

DPSEL[2:0] Select Banked Data Pointer Register

DPSEL2	DPSEL1	DPSEL0	Description
0	0	0	DPTR0
0	0	1	DPTR1
Reserved			

SPWRL (Stack Pointer Watch Register Low Byte) : F4H

7	6	5	4	3	2	1	0
SPWRL							
RW	RW	RW	RW	RW	RW	RW	RW

Initial value : 00H

SPWRL Stack Pointer Watch Low

SPWRH (Stack Pointer Watch Register High Byte) : F5H

7	6	5	4	3	2	1	0
SPWRH							
RW	RW	RW	RW	RW	RW	RW	RW

Initial value : 00H

SPWRH Stack Pointer Watch High

MODINR (Mode Entry Register) : FFH

7	6	5	4	3	2	1	0
-	-	-	-	-	-	MODE1	MODE0
-	-	-	-	-	-	RW	RW

Initial value : 00H

DPSEL[1:0] MCU MODE Indicator

MODE1	MODE0	Description
0	0	User Mode
0	1	OCD Mode
1	0	Runflag High Indicator, If the RUNFLAG pin is high level During a power-on reset, the MODE[1:0] is set to "10b"
1	1	Not available

SINTCR (System Interrupt Control Register) : F7H

7	6	5	4	3	2	1	0
–	–	–	SPOVIE	–	–	–	SPOVIFR
–	–	–	RW	–	–	–	RW

Initial value : 00H

SPOVIE Stack Pointer Overflow Interrupt

0 Disable

1 Enable

SPOVIFR When SPOVF Interrupt occurs, this bit becomes ‘1’. The flag is cleared only by writing a ‘0’ to the bit. So, the flag should be cleared by software.

0 Stack pointer overflow Interrupt no generation

1 Stack pointer overflow Interrupt generation

NOTE)

1. When the XSPEN bit of the XSPCR register is “0b”
 - The stack pointer (SP) register is compared to the stack pointer watch low register (SWARL).
 - If the values are same (SP[7:0] == SWARL[7:0]), the SPOVIFR bit is set to “1b”.
 - At this time, the XSP and SWARH registers are don't care.
2. When the XSPEN bit of the XSPCR register is “1b”
 - The extended stack pointer and stack pointer (XSP:SP) registers are compared to the stack pointer watch high and low register (SWARH:SWARL).
 - If the values are same (XSP:SP[15:0] == SWARH:SWARL[15:0]), the SPOVIFR bit is set to “1b”.

XBANK (XRAM Bank Pointer) : F8H

7	6	5	4	3	2	1	0
XBANK							
RW	RW	RW	RW	RW	RW	RW	RW

Initial value : 00H

XBANK XRAM Bank Pointer

NOTE)

1. This XBANK register holds the [15:8] part of memory address during access to data.
2. Address[15:0]: “XBANK:Ri” (Ri: R0 or R1)
3. Ex) MOVX A, @Ri ; Move external data (XBANK:Ri[15:0]) to A
 MOVX @Ri,A ; Move A to external data (XBANK:Ri[15:0])

MEX1 (Memory Extension Register 1) :94H

7	6	5	4	3	2	1	0
CB19	CB18	CB17	CB16	NB19	NB18	NB17	NB16
RW	RW	RW	RW	RW	RW	RW	RW

Initial value : 00H

CB[19:16] Current Bank

NB[19:16] Next Bank

NOTE)

1. This register records the “current” and “next” memory bank numbers for program code.

MEX2 (Memory Extension Register 2) :95H

7	6	5	4	3	2	1	0
MCM	MCB18	MCB17	MCB16	IB19	IB18	IB17	IB16
RW	RW	RW	RW	RW	RW	RW	RW

Initial value : 00H

MCM Memory Constant Mode, Set go “1b” when Memory Bank used

MCB[18:16] Memory Constant Bank (with MEX3.7)

IB[19:16] Interrupt Bank

NOTE)

1. This register controls the current memory bank numbers for interrupt service routine code and for memory constants.

MEX3 (Memory Extension Register 3) :96H

7	6	5	4	3	2	1	0
MCB19	UB1	UB0	MXB19	MXM	MXB18	MXB17	MXB16
RW	RW	RW	RW	RW	RW	RW	RW

Initial value : 00H

MCB19 Memory Constant Bank MSB, See MEX2 Register

UB[1:0] Bits available to the user

MXB19 XRAM Bank

MXM XRAM Bank Selector, When set to “1b”, the MOVX Bank bits MX19-MX16 are used as XRAMA 19-16 instead of the current bank (CB)

MXB[18:16] XRAM Bank

NOTE)

1. This register chiefly controls the current memory bank number for external data memory.

MEXSP (Memory Extension Register Stack Pointer) :97H

7	6	5	4	3	2	1	0
–	MEXSP6	MEXSP5	MEXSP4	MEXSP3	MEXSP2	MEXSP1	MEXSP0
–	RW	RW	RW	RW	RW	RW	RW

Initial value : 00H

MEXSP[6:0] Memory Extension Stack Pointer

NOTE)

1. This register is the memory extension stack pointer. It provides for a stack depth of up to 128 bytes (Bit 7 is always 0). It is pre-incremented by call instructions and post-decremented by return instructions.

9. I/O Ports

9.1 I/O Ports

The MC97F60128 has thirteen groups of I/O ports (P0 ~ PB/PD). Each port can be easily configured by software as I/O pin, internal pull-up and open-drain pin to meet various system configurations and design requirements. Also P0, P1, P4, P6, P9 and PA includes function that can generate interrupt according to change of state of the pin.

9.2 Port Register

9.2.1 Data Register (Px)

Data Register is a bidirectional I/O port. If ports are configured as output ports, data can be written to the corresponding bit of the Px. If ports are configured as input ports, the data can be read from the corresponding bit of the Px.

9.2.2 Direction Register (PxIO)

Each I/O pin can be independently used as an input or an output through the PxIO register. Bits cleared in this register will make the corresponding pin of Px to input mode. Set bits of this register will make the pin to output mode. Almost bits are cleared by a system reset, but some bits are set by a system reset.

9.2.3 Pull-up Resistor Selection Register (PxPU)

The on-chip pull-up resistor can be connected to I/O ports individually with a pull-up resistor selection register (PxPU). The pull-up register selection controls the pull-up resistor enable/disable of each port. When the corresponding bit is 1, the pull-up resistor of the pin is enabled. When 0, the pull-up resistor is disabled. All bits are cleared by a system reset.

9.2.4 Open-drain Selection Register (PxOD)

There are internally open-drain selection registers (PxOD) for P0 ~ PB and a bit for PD. The open-drain selection register controls the open-drain enable/disable of each port. Almost ports become push-pull by a system reset, but some ports become open-drain by a system reset.

9.2.5 Debounce Enable Register (PxDB)

P0[7:1], P1[5:0], P4[5:3], P6[2:1], P9[4:0] and PA[4:0] support debounce function. Debounce clocks of each ports are $f_x/1$, $f_x/4$, $f_x/4096$ and f_{SUB} .

9.2.6 Port Function Selection Register (PxFSR)

These registers define alternative functions of ports. Please remember that these registers should be set properly for alternative port function. A reset clears the PxFSR register to '00H', which makes all pins to normal I/O ports.

9.2.7 Register Map

Name	Address	Direction	Default	Description
P0	80H	R/W	00H	P0 Data Register
P0IO	B2H	R/W	00H	P0 Direction Register
P0OD	4010H(XSFR)	R/W	00H	P0 Open-drain Selection Register
P0PU	EAH	R/W	00H	P0 Pull-up Resistor Selection Register
P0DB	CCH	R/W	00H	P0 Debounce Enable Register
P0FSR	401DH(XSFR)	R/W	00H	P0 Function Selection Register
P1	88H	R/W	00H	P1 Data Register
P1IO	B3H	R/W	00H	P1 Direction Register
P1OD	4011H (XSFR)	R/W	00H	P1 Open-drain Selection Register
P1PU	EBH	R/W	00H	P1 Pull-up Resistor Selection Register
P1DB	CDH	R/W	00H	P1 Debounce Enable Register
P1FSRH	401FH (XSFR)	R/W	00H	P1 Function Selection High Register
P1FSRL	401EH (XSFR)	R/W	00H	P1 Function Selection Low Register
P2	90H	R/W	00H	P2 Data Register
P2IO	B4H	R/W	00H	P2 Direction Register
P2OD	4012H (XSFR)	R/W	00H	P2 Open-drain Selection Register
P2PU	ECH	R/W	00H	P2 Pull-up Resistor Selection Register
P2FSRH	4021H (XSFR)	R/W	00H	P2 Function Selection High Register
P2FSRL	4020H (XSFR)	R/W	00H	P2 Function Selection Low Register
P3	98H	R/W	00H	P3 Data Register
P3IO	B5H	R/W	00H	P3 Direction Register
P3OD	4013H (XSFR)	R/W	00H	P3 Open-drain Selection Register
P3PU	EDH	R/W	00H	P3 Pull-up Resistor Selection Register
P3FSRH	4023H (XSFR)	R/W	00H	P3 Function Selection High Register
P3FSRL	4022H (XSFR)	R/W	00H	P3 Function Selection Low Register
P4	A0H	R/W	00H	P4 Data Register
P4IO	B1H	R/W	00H	P4 Direction Register
P4OD	4014H (XSFR)	R/W	00H	P4 Open-drain Selection Register
P4PU	EEH	R/W	00H	P4 Pull-up Resistor Selection Register
P46DB	CEH	R/W	00H	P4/P6 Debounce Enable Register
P4FSRH	4025H (XSFR)	R/W	00H	P4 Function Selection High Register
P4FSRL	4024H (XSFR)	R/W	00H	P4 Function Selection Low Register

Table 9-1 Port Register Map

Name	Address	Direction	Default	Description
P5	B0H	R/W	00H	P5 Data Register
P5IO	B9H	R/W	00H	P5 Direction Register
P5OD	4015H (XSFR)	R/W	00H	P5 Open-drain Selection Register
P5PU	EFH	R/W	00H	P5 Pull-up Resistor Selection Register
P5FSRH	4027H (XSFR)	R/W	00H	P5 Function Selection High Register
P5FSRL	4026H (XSFR)	R/W	00H	P5 Function Selection Low Register
P6	B8H	R/W	00H	P6 Data Register
P6IO	C1H	R/W	00H	P6 Direction Register
P6OD	4016H (XSFR)	R/W	00H	P6 Open-drain Selection Register
P6PU	A6H	R/W	00H	P6 Pull-up Resistor Selection Register
P6FSRH	4029H (XSFR)	R/W	00H	P6 Function Selection High Register
P6FSRL	4028H (XSFR)	R/W	00H	P6 Function Selection Low Register
P7	C0H	R/W	00H	P7 Data Register
P7IO	C9H	R/W	00H	P7 Direction Register
P7OD	4017H (XSFR)	R/W	00H	P7 Open-drain Selection Register
P7PU	A7H	R/W	00H	P7 Pull-up Resistor Selection Register
P7FSRH	402BH (XSFR)	R/W	00H	P7 Function Selection High Register
P7FSRL	402AH (XSFR)	R/W	00H	P7 Function Selection Low Register
P8	99H	R/W	00H	P8 Data Register
P8IO	D1H	R/W	00H	P8 Direction Register
P8OD	4018H (XSFR)	R/W	00H	P8 Open-drain Selection Register
P8PU	ADH	R/W	00H	P8 Pull-up Resistor Selection Register
P8FSR	402CH (XSFR)	R/W	00H	P8 Function Selection Register
P9	A1H	R/W	00H	P9 Data Register
P9IO	D9H	R/W	00H	P9 Direction Register
P9OD	4019H (XSFR)	R/W	00H	P9 Open-drain Selection Register
P9PU	AEH	R/W	00H	P9 Pull-up Resistor Selection Register
P9DB	CFH	R/W	00H	P9 Debounce Enable Register
P9FSR	402DH (XSFR)	R/W	00H	P9 Function Selection Register
PA	A3H	R/W	00H	PA Data Register
PAIO	E1H	R/W	00H	PA Direction Register
PAOD	401AH (XSFR)	R/W	00H	PA Open-drain Selection Register
PAPU	AFH	R/W	00H	PA Pull-up Resistor Selection Register
PADB	D7H	R/W	00H	PA Debounce Enable Register
PAFSR	402EH (XSFR)	R/W	00H	PA Function Selection Register
PB	A4H	R/W	00H	PB Data Register
PBIO	E9H	R/W	00H	PB Direction Register
PBOD	401BH (XSFR)	R/W	00H	PB Open-drain Selection Register
PBPU	B6H	R/W	00H	PB Pull-up Resistor Selection Register
PBFSR	402FH (XSFR)	R/W	00H	PB Function Selection Register
PD	A5H	R/W	00H	PD Data Register
PDIO	F1H	R/W	00H	PD Direction Register
PDOD	401CH (XSFR)	R/W	00H	PD Open-drain Selection Register
PDPU	B7H	R/W	00H	PD Pull-up Resistor Selection Register
PDFSR	4037H (XSFR)	R/W	00H	PD Function Selection Register

Table 9-2 Port Register Map

9.3 P0 Port

9.3.1 P0 Port Description

P0 is 8-bit I/O port. P0 control registers consist of P0 data register (P0), P0 direction register (P0IO), debounce enable register (P0DB), P0 pull-up resistor selection register (P0PU) and P0 open-drain selection register (P0OD). Refer to the port function selection registers for the P0 function selection.

9.3.2 Register description for P0

P0 (P0 Data Register): 80H

7	6	5	4	3	2	1	0
P07	P06	P05	P04	P03	P02	P01	P00
RW	RW	RW	RW	RW	RW	RW	RW

Initial value: 00H

P0[7:0] I/O Data

P0IO (P0 Direction Register): B2H

7	6	5	4	3	2	1	0
P07IO	P06IO	P05IO	P04IO	P03IO	P02IO	P01IO	P00IO
RW	RW	RW	RW	RW	RW	RW	RW

Initial value: 00H

P0IO[7:0] P0 Data I/O Direction.
 0 Input
 1 Output

NOTE)

1. EINT0 ~ EINT7/BLNK function possible when input

P0PU (P0 Pull-up Resistor Selection Register): EAH

7	6	5	4	3	2	1	0
P07PU	P06PU	P05PU	P04PU	P03PU	P02PU	P01PU	P00PU
RW	RW	RW	RW	RW	RW	RW	RW

Initial value: 00H

P0PU[7:0] Configure Pull-up Resistor of P0 Port
 0 Disable
 1 Enable

P0OD (P0 Open-drain Selection Register): 4010H (XSFR)

7	6	5	4	3	2	1	0
P07OD	P06OD	P05OD	P04OD	P03OD	P02OD	P01OD	P00OD
RW	RW	RW	RW	RW	RW	RW	RW

Initial value: 00H

P0OD[7:0] Configure Open-drain of P0 Port
 0 Push-pull output
 1 Open-drain output

P0DB (P0 Debounce Enable Register): CCH

7	6	5	4	3	2	1	0
P07DB	P06DB	P05DB	P04DB	P03DB	P02DB	P01DB	P00DB
RW	RW	RW	RW	RW	RW	RW	RW

Initial value: 00H

P07DB	Configure Debounce of P07 Port	0	Disable
		1	Enable
P06DB	Configure Debounce of P06 Port	0	Disable
		1	Enable
P05DB	Configure Debounce of P05 Port	0	Disable
		1	Enable
P04DB	Configure Debounce of P04 Port	0	Disable
		1	Enable
P03DB	Configure Debounce of P03Port	0	Disable
		1	Enable
P02DB	Configure Debounce of P02 Port	0	Disable
		1	Enable
P01DB	Configure Debounce of P01 Port	0	Disable
		1	Enable
P00DB	Configure Debounce of P00 Port	0	Disable
		1	Enable

NOTE)

1. If the same level is not detected on enabled pin three or four times in a row at the sampling clock, the signal is eliminated as noise.
2. A pulse level should be input for the duration of 3 clocks or more to be actually detected as a valid edge.
3. The port debounce is automatically disabled at stop mode and recovered after stop mode release.
4. Refer to the port 1 debounce enable register (P1DB) for the debounce clock of port 0.

P0FSR (Port 0 Function Selection Register): 401DH (XSFR)

7	6	5	4	3	2	1	0
P0FSR7	P0FSR6	P0FSR5	P0FSR4	P0FSR3	P0FSR2	P0FSR1	P0FSR0
RW	RW	RW	RW	RW	RW	RW	RW

Initial value: 00H

- P0FSR7 P07 Function Select
 - 0 I/O Port (EINT7 function possible when input)
 - 1 AN7 Function
- P0FSR6 P06 Function Select
 - 0 I/O Port (EINT6 function possible when input)
 - 1 AN6 Function
- P0FSR5 P05 Function Select
 - 0 I/O Port (EINT5 function possible when input)
 - 1 AN5 Function
- P0FSR4 P04 Function Select
 - 0 I/O Port (EINT4 function possible when input)
 - 1 AN4 Function
- P0FSR3 P03 Function Select
 - 0 I/O Port (EINT3 function possible when input)
 - 1 AN3 Function
- P0FSR2 P02 Function Select
 - 0 I/O Port (EINT2 function possible when input)
 - 1 AN2 Function
- P0FSR1 P01 Function Select
 - 0 I/O Port (EINT1 function possible when input)
 - 1 AN1 Function
- P0FSR0 P00 Function Select
 - 0 I/O Port (EINT0/BLNK function possible when input)
 - 1 AN0 Function

9.4 P1 Port

9.4.1 P1 Port Description

P1 is 8-bit I/O port. P1 control registers consist of P1 data register (P1), P1 direction register (P1IO), debounce enable register (P1DB), P1 pull-up resistor selection register (P1PU) and P1 open-drain selection register (P1OD) . Refer to the port function selection registers for the P1 function selection.

9.4.2 Register description for P1

P1 (P1 Data Register): 88H

7	6	5	4	3	2	1	0
P17	P16	P15	P14	P13	P12	P11	P10
RW	RW	RW	RW	RW	RW	RW	RW

Initial value: 00H

P1[7:0] I/O Data

P1IO (P1 Direction Register): B3H

7	6	5	4	3	2	1	0
P17IO	P16IO	P15IO	P14IO	P13IO	P12IO	P11IO	P10IO
RW	RW	RW	RW	RW	RW	RW	RW

Initial value: 00H

P1IO[7:0] P1 Data I/O Direction

0 Input

1 Output

NOTE)

1. EINT6/ENINT7/EINT11/EINT12/SS2/EC1 function possible when input

P1PU (P1 Pull-up Resistor Selection Register): EBH

7	6	5	4	3	2	1	0
P17PU	P16PU	P15PU	P14PU	P13PU	P12PU	P11PU	P10PU
RW	RW	RW	RW	RW	RW	RW	RW

Initial value: 00H

P1PU[7:0] Configure Pull-up Resistor of P1 Port

0 Disable

1 Enable

P1OD (P1 Open-drain Selection Register): 4011H (XSFR)

7	6	5	4	3	2	1	0
P17OD	P16OD	P15OD	P14OD	P13OD	P12OD	P11OD	P10OD
RW	RW	RW	RW	RW	RW	RW	RW

Initial value: 08H

P1OD[7:0] Configure Open-drain of P1 Port

0 Push-pull output

1 Open-drain output

P1DB (P1 Debounce Enable Register): CDH

7	6	5	4	3	2	1	0
DBCLK1	DBCLK0	P15DB	P14DB	P13DB	P12DB	P11DB	P10DB
RW	RW	RW	RW	RW	RW	RW	RW

Initial value: 00H

DBCLK	Configure Debounce Clock of Port	
	DBCLK1	DBCLK0 description
	0	0 fx
	0	1 fx/4
	1	0 fx/4096
	1	1 fSUB (External sub OSC)
P15DB	Configure Debounce of P15Port	
	0	Disable
	1	Enable
P14DB	Configure Debounce of P14 Port	
	0	Disable
	1	Enable
P13DB	Configure Debounce of P13 Port	
	0	Disable
	1	Enable
P12DB	Configure Debounce of P12 Port	
	0	Disable
	1	Enable
P11DB	Configure Debounce of P11 Port	
	0	Disable
	1	Enable
P10DB	Configure Debounce of P10 Port	
	0	Disable
	1	Enable

NOTE)

1. If the same level is not detected on enabled pin three or four times in a row at the sampling clock, the signal is eliminated as noise.
2. A pulse level should be input for the duration of 3 clock or more to be actually detected as a valid edge.
3. The port debounce is automatically disabled at stop mode and recovered after stop mode release.

P1FSRH (Port 1 Function Selection High Register): 401FH (XSFR)

7	6	5	4	3	2	1	0
–	–	–	–	P1FSRH3	P1FSRH2	P1FSRH1	P1FSRH0
–	–	–	–	RW	RW	RW	RW

Initial value: 00H

- P1FSRH3 P17 Function Select
 - 0 I/O Port
 - 1 XOUT Function
- P1FSRH2 P16 Function Select
 - 0 I/O Port
 - 1 XIN Function
- P1FSRH1 P15 Function Select
 - 0 I/O Port (EINT9/EC6 function possible when input)
 - 1 SEG63 Function
- P1FSRH0 P14 Function Select
 - 0 I/O Port (EINT8/EC5 function possible when input)
 - 1 SEG62 Function

P1FSRL (Port 1 Function Selection Low Register): 401EH (XSFR)

7	6	5	4	3	2	1	0
P1FSRL7	P1FSRL6	P1FSRL5	P1FSRL4	P1FSRL3	P1FSRL2	P1FSRL1	P1FSRL0
RW	RW	RW	RW	RW	RW	RW	RW

Initial value: 00H

P1FSRL[7:6]	P13 Function Select		
	P1FSRL7	P1FSRL6	Description
	0	0	I/O Port (EINT16 function possible when input)
	0	1	T6O/PWM6O Function
	1	0	SEG61 Function
	1	1	Not used
P1FSRL[5:4]	P12Function Select		
	P1FSRL5	P1FSRL4	Description
	0	0	I/O Port(EINT15 function possible when input)
	0	1	T5O/PWM5O Function
	1	0	SEG60 Function
	1	1	Not used
P1FSRL[3:2]	P11 Function Select		
	P1FSRL3	P1FSRL2	Description
	0	0	I/O Port(EINT14 function possible when input)
	0	1	T4O/PWM4O Function
	1	0	SEG59 Function
	1	1	Not used
P1FSRL[1:0]	P10 Function Select		
	P1FSRL1	P1FSRL0	Description
	0	0	I/O Port(EINT13 function possible when input)
	0	1	T3O/PWM3O Function
	1	0	EXTSP2 Function
	1	1	SEG58 Function

9.5 P2 Port

9.5.1 P2 Port Description

P2 is 8-bit I/O port. P2 control registers consist of P2 data register (P2), P2 direction register (P2IO), P2 pull-up resistor selection register (P2PU) and P2 open-drain selection register (P2OD). Refer to the port function selection registers for the P2 function selection.

9.5.2 Register description for P2

P2 (P2 Data Register): 90H

7	6	5	4	3	2	1	0
P27	P26	P25	P24	P23	P22	P21	P20
RW	RW	RW	RW	RW	RW	RW	RW

Initial value: 00H

P2[7:0] I/O Data

P2IO (P2 Direction Register): B4H

7	6	5	4	3	2	1	0
P27IO	P26IO	P25IO	P24IO	P23IO	P22IO	P21IO	P20IO
RW	RW	RW	RW	RW	RW	RW	RW

Initial value: 00H

P2IO[7:0] P2 Data I/O Direction
 0 Input
 1 Output
 NOTE)

1. SS3/EC3–EC4/TRIG/EXTSP0/EXTSP1 function possible when input

P2PU (P2 Pull-up Resistor Selection Register): ECH

7	6	5	4	3	2	1	0
P27PU	P26PU	P25PU	P24PU	P23PU	P22PU	P21PU	P20PU
RW	RW	RW	RW	RW	RW	RW	RW

Initial value: 00H

P2PU[7:0] Configure Pull-up Resistor of P2 Port
 0 Disable
 1 Enable

P2OD (P2 Open-drain Selection Register): 4012H (XSFR)

7	6	5	4	3	2	1	0
P27OD	P26OD	P25OD	P24OD	P23OD	P22OD	P21OD	P20OD
RW	RW	RW	RW	RW	RW	RW	RW

Initial value: 00H

P2OD[7:0] Configure Open-drain of P2 Port
 0 Push-pull output
 1 Open-drain output

P2FSRH (Port 2 Function Selection High Register):4021H (XSFR)

7	6	5	4	3	2	1	0
-	-	-	P2FSRH4	P2FSRH3	P2FSRH2	P2FSRH1	P2FSRH0
-	-	-	RW	RW	RW	RW	RW

Initial value: 00H

P2FSRH4	P27 Function select		
	0	I/O Port (EXTSP1 function possible when input)	
	1	COM7/SEG52 Function	
P2FSRH3	P26 Function Select		
	0	I/O Port (EXTSP0 function possible when input)	
	1	COM6/SEG51 Function	
P2FSRH2	P25 Function select		
	0	I/O Port (TRIG function possible when input)	
	1	COM5/SEG50 Function	
P2FSRH[1:0]	P24 Function Select		
	P2FSRH1	P2FSRH0	Description
	0	0	I/O Port
	0	1	COM4/SEG49 Function
	1	0	PWMOUT Function
	1	1	Not used

NOTE)

1. The P24-P27 is automatically configured as common or segment signal according to the duty in the LCDCRL register when the pin is selected as the sub-function for common/segment.

P2FSRL (Port 2 Function Selection Low Register): 4020H (XSFR)

7	6	5	4	3	2	1	0
SPI3_3V	P2FSRL6	P2FSRL5	P2FSRL4	P2FSRL3	P2FSRL2	P2FSRL1	P2FSRL0
RW	RW	RW	RW	RW	RW	RW	RW

Initial value: 00H

SPI3_3V SPI3 Input Signal (MOSI3 or MISO3) 3V Interface Selection
 0 Normal voltage interface mode for SPI3
 1 3V interface input mode for SPI3 (When VDD >= 3V)

P2FSRL[6:5] P23 Function Select
 P2FSRL6 P2FSRL5 Description
 0 0 I/O Port
 0 1 SEG48 Function
 1 0 T3O/PWM3O Function
 1 1 EXTSP2

P2FSRL4 P22 Function Select
 0 I/O Port(SS3 function possible when input)
 1 SEG47 Function

NOTE)

1. Refer to the DACIFCR register for the CSB3 function

P2FSRL[3:2] P21 Function Select
 P2FSRL3 P2FSRL2 Description
 0 0 I/O Port
 0 1 SEG46 Function
 1 0 SCK3 Function
 1 1 Not used

P2FSRL[1:0] P20 Function Select
 P2FSRL1 P1FSRL0 Description
 0 0 I/O Port
 0 1 SEG45 Function
 1 0 MOSI3 Function
 1 1 Not used

9.6 P3 Port

9.6.1 P3 Port Description

P3 is 8-bit I/O port. P3 control registers consist of P3 data register (P3), P3 direction register (P3IO), P3 pull-up resistor selection register (P3PU) and open-drain selection register (P2OD). Refer to the port function selection registers for the P3 function selection.

9.6.2 Register description for P3

P3 (P3 Data Register): 98H

7	6	5	4	3	2	1	0
P37	P36	P35	P34	P33	P32	P31	P30
RW	RW	RW	RW	RW	RW	RW	RW

Initial value: 00H

P3[7:0] I/O Data

P3IO (P3 Direction Register): B5H

7	6	5	4	3	2	1	0
P37IO	P36IO	P35IO	P34IO	P33IO	P32IO	P31IO	P30IO
RW	RW	RW	RW	RW	RW	RW	RW

Initial value: 00H

P3IO[7:0] P3 Data I/O Direction
 0 Input
 1 Output
 NOTE)

1. SS2 function possible when input

P3PU (P3 Pull-up Resistor Selection Register): EDH

7	6	5	4	3	2	1	0
P37PU	P36PU	P35PU	P34PU	P33PU	P32PU	P31PU	P30PU
RW	RW	RW	RW	RW	RW	RW	RW

Initial value: 00H

P3PU[7:0] Configure Pull-up Resistor of P3 Port
 0 Disable
 1 Enable

P3OD (P1 Open-drain Selection Register): 4013H (XSFR)

7	6	5	4	3	2	1	0
P37OD	P36OD	P35OD	P34OD	P33OD	P32OD	P31OD	P30OD
RW	RW	RW	RW	RW	RW	RW	RW

Initial value: 08H

P3OD[7:0] Configure Open-drain of P3 Port
 0 Push-pull output
 1 Open-drain output

P3FSRH (Port 3 Function Selection High Register): 4023H (XSFR)

7	6	5	4	3	2	1	0
SPI2_3V	P3FSRH6	P3FSRH5	P3FSRH4	P3FSRH3	P3FSRH2	P3FSRH1	P3FSRH0
RW	RW	RW	RW	RW	RW	RW	RW

Initial value: 00H

SPI2_3V SPI2 Input Signal (MOSI2 or MISO2) 3V Interface Selection
 0 Normal voltage interface mode for SPI2
 1 3V interface input mode for SPI2 (When VDD >= 3V)

P3FSRH[6:5] P37 Function Select
 P3FSRH6 P3FSRH5 Description
 0 0 I/O Port
 0 1 SEG44 Function
 1 0 MISO3 Function
 1 1 Not used

NOTE)

1. Refer to the DACIFCR register for the LDACB3 function

P3FSRH4 P36 Function select
 0 I/O Port (SS2 function possible when input)
 1 SEG43 Function

NOTE)

1. Refer to the DACIFCR register for the CSB2 function

P3FSRH[3:2] P35 Function Select
 P3FSRH3 P3FSRH2 Description
 0 0 I/O Port
 0 1 SEG42 Function
 1 0 SCK2 Function
 1 1 Not used

P3FSRH[1:0] P34 Function select
 P3FSRH1 P3FSRH0 Description
 0 0 I/O Port
 0 1 SEG41 Function
 1 0 MOSI2 Function
 1 1 Not used

P3FSRL (Port 3 Function Selection Low Register): 4022H (XSFR)

7	6	5	4	3	2	1	0
P3FSRL7	P3FSRL6	P3FSRL5	P3FSRL4	P3FSRL3	P3FSRL2	P3FSRL1	P3FSRL0
RW	RW	RW	RW	RW	RW	RW	RW

Initial value: 00H

P3FSRL[7:6] P33 Function Select

P3FSRL7	P3FSRL6	Description
0	0	I/O Port
0	1	SEG40 Function
1	0	MISO2 Function
1	1	Not used

NOTE)

1. Refer to the DACIFCR register for the CSB2 function

P3FSRL[5:4] P32 Function Select

P3FSRL5	P3FSRL4	Description
0	0	I/O Port
0	1	SEG39 Function
1	0	RXD0/SCL0/MISO0 Function
1	1	Not used

P3FSRL[3:2] P31 Function select

P3FSRL3	P3FSRL2	Description
0	0	I/O Port
0	1	SEG38 Function
1	0	TXD0/SDA0/MOSI0 Function
1	1	Not used

P3FSRL[1:0] P30 Function select

P3FSRL1	P3FSRL0	Description
0	0	I/O Port
0	1	SEG37 Function
1	0	SCK0 Function
1	1	Not used

9.7 P4 Port

9.7.1 P4 Port Description

P4 is 8-bit I/O port. P4 control registers consist of P4 data register (P4), P4 direction register (P4IO), debounce enable register (P46DB), P4 pull-up resistor selection register (P4PU) and P4 open-drain selection register (P4OD). Refer to the port function selection registers for the P4 function selection.

9.7.2 Register description for P4

P4 (P4 Data Register): A0H

7	6	5	4	3	2	1	0
P47	P46	P45	P44	P43	P42	P41	P40
RW	RW	RW	RW	RW	RW	RW	RW

Initial value: 00H

P4[7:0] I/O Data

P4IO (P4 Direction Register): B1H

7	6	5	4	3	2	1	0
P47IO	P46IO	P45IO	P44IO	P43IO	P42IO	P41IO	P40IO
RW	RW	RW	RW	RW	RW	RW	RW

Initial value: 00H

P4IO[7:0] P4 Data I/O Direction
 0 Input
 1 Output
 NOTE)

1. EINT10–EINT12/EC0–EC2/SS0 function possible when input

P4PU (P4 Pull-up Resistor Selection Register): EEH

7	6	5	4	3	2	1	0
P47PU	P46PU	P45PU	P44PU	P43PU	P42PU	P41PU	P40PU
RW	RW	RW	RW	RW	RW	RW	RW

Initial value: 00H

P4PU[7:0] Configure Pull-up Resistor of P4 Port
 0 Disable
 1 Enable

P4OD (P4 Open-drain Selection Register): 4014H (XSFR)

7	6	5	4	3	2	1	0
P47OD	P46OD	P45OD	P44OD	P43OD	P42OD	P41OD	P40OD
RW	RW	RW	RW	RW	RW	RW	RW

Initial value: 00H

P4OD[7:0] Configure Open-drain of P4 Port
 0 Push-pull output
 1 Open-drain output

P46DB (P4/P6 Debounce Enable Register): CEH

7	6	5	4	3	2	1	0
–	–	–	P62DB	P61DB	P45DB	P44DB	P43DB
–	–	–	RW	RW	RW	RW	RW

Initial value: 00H

- P62DB Configure Debounce of P62 Port
 0 Disable
 1 Enable
- P61DB Configure Debounce of P61 Port
 0 Disable
 1 Enable
- P45DB Configure Debounce of P45 Port
 0 Disable
 1 Enable
- P44DB Configure Debounce of P44 Port
 0 Disable
 1 Enable
- P43DB Configure Debounce of P43 Port
 0 Disable
 1 Enable

NOTE)

1. If the same level is not detected on enabled pin three or four times in a row at the sampling clock, the signal is eliminated as noise.
2. A pulse level should be input for the duration of 3 clock or more to be actually detected as a valid edge.
3. The port debounce is automatically disabled at stop mode and recovered after stop mode release.
4. Refer to the port 1 debounce enable register (P1DB) for the debounce clock of port 4 and 6.

P4FSRH(Port 4 Function Selection High Register): 4025H (XSFR)

7	6	5	4	3	2	1	0
–	P4FSRH6	P4FSRH5	P4FSRH4	P4FSRH3	P4FSRH2	P4FSRH1	P4FSRH0
–	RW	RW	RW	RW	RW	RW	RW

Initial value: 00H

P4FSRH6	P47 Function Select		
	0	I/O Port (SS0 function possible when input)	
	1	SEG36 Function	
P4FSRH[5:4]	P46 Function Select		
	P4FSRH5	P4FSRH4	Description
	0	0	I/O Port
	0	1	SEG35 Function
	1	0	BUZO Function
	1	1	Not used
P4FSRH[3:2]	P45 Function Select		
	P4FSRH3	P4FSRH2	Description
	0	0	I/O Port (EINT12 function possible when input)
	0	1	SEG34 Function
	1	0	T2O/PWM2O Function
	1	1	Not used
P4FSRH[1:0]	P44 Function Select		
	P4FSRH1	P4FSRH0	Description
	0	0	I/O Port (EINT11 function possible when input)
	0	1	SEG33 Function
	1	0	T1O/PWM1O Function
	1	1	Not used

P4FSRL(Port 4 Function Selection Low Register): 4024H (XSFR)

7	6	5	4	3	2	1	0
-	-	-	P4FSRL4	P4FSRL3	P4FSRL2	P4FSRL1	P4FSRL0
-	-	-	RW	RW	RW	RW	RW

Initial value: 00H

P4FSRL[4:3]	P43 Function Select	
	P4FSRL4	P4FSRL3 Description
	0	0 I/O Port (EINT10 function possible when input)
	0	1 SEG32 Function
	1	0 T00/PWM00 Function
	1	1 Not used
P4FSRL2	P42 Function Select	
	0	I/O Port (EC2 function possible when input)
	1	SEG31 Function
P4FSR1	P41 Function Select	
	0	I/O Port (EC1 function possible when input)
	1	SEG30 Function
P4FSRL0	P40 Function Select	
	0	I/O Port (EC0 function possible when input)
	1	SEG29 Function

9.8 P5 Port

9.8.1 P5 Port Description

P5 is 8-bit I/O port. P5 control registers consist of P5 data register (P5), P5 direction register (P5IO), P5 pull-up resistor selection register (P5PU) and P5 open-drain selection register (P5OD) . Refer to the port function selection registers for the P5 function selection.

9.8.2 Register description for P5

P5 (P5 Data Register): B0H

7	6	5	4	3	2	1	0
P57	P56	P55	P54	P53	P52	P51	P50
RW	RW	RW	RW	RW	RW	RW	RW

Initial value: 00H

P5[7:0] I/O Data

P5IO (P5 Direction Register): B9H

7	6	5	4	3	2	1	0
P57IO	P56IO	P55IO	P54IO	P53IO	P52IO	P51IO	P50IO
RW	RW	RW	RW	RW	RW	RW	RW

Initial value: 00H

P5IO[7:0] P5 Data I/O Direction
 0 Input
 1 Output
 NOTE)

1. RXD3/RXD4/SS1 function possible when input

P5PU (P5 Pull-up Resistor Selection Register): EFH

7	6	5	4	3	2	1	0
P57PU	P56PU	P55PU	P54PU	P53PU	P52PU	P51PU	P50PU
RW	RW	RW	RW	RW	RW	RW	RW

Initial value: 00H

P5PU[7:0] Configure Pull-up Resistor of P5 Port
 0 Disable
 1 Enable

P5OD (P5 Open-drain Selection Register): 4015H (XSFR)

7	6	5	4	3	2	1	0
P57OD	P56OD	P55OD	P54OD	P53OD	P52OD	P51OD	P50OD
RW	RW	RW	RW	RW	RW	RW	RW

Initial value: 00H

P5OD[7:0] Configure Open-drain of P5 Port
 0 Push-pull output
 1 Open-drain output

P5FSRH (Port 5 Function Selection High Register): 4027H (XSFR)

7	6	5	4	3	2	1	0
–	P5FSRH6	P5FSRH5	P5FSRH4	P5FSRH3	P5FSRH2	P5FSRH1	P5FSRH0
–	RW	RW	RW	RW	RW	RW	RW

Initial value: 00H

P5FSRH[6:5]	P57 Function Select		
	P5FSRH6	P5FSRH5	Description
	0	0	I/O Port
	0	1	SEG25 Function
	1	0	RXD1/SCL1/MISO1 Function
	1	1	Not used
P5FSRH[4:3]	P56 Function Select		
	P5FSRH4	P5FSRH3	Description
	0	0	I/O Port
	0	1	SEG24 Function
	1	0	TXD1/SDA1/MOSI1 Function
	1	1	Not used
P5FSRH[2:1]	P55 Function Select		
	P5FSRH2	P5FSRH1	Description
	0	0	I/O Port
	0	1	SEG23 Function
	1	0	SCK1 Function
	1	1	Not used
P5FSRH0	P54 Function Select		
	0	I/O Port (SS1 function possible when input)	
	1	SEG22 Function	

P5FSRL (Port 5 Function Selection Low Register): 4026H (XSFR)

7	6	5	4	3	2	1	0
–	–	P5FSRL5	P5FSRL4	P5FSRL3	P5FSRL2	P5FSRL1	P5FSRL0
–	–	RW	RW	RW	RW	RW	RW

Initial value: 00H

P5FSRL[5:4]	P53 Function Select		
	P5FSRL5	P5FSRL4	Description
	0	0	I/O Port
	0	1	SEG21 Function
	1	0	TXD3 Function
	1	1	Not used
P5FSRL3	P52 Function Select		
	0	I/O Port (RXD3 function possible when input)	
	1	SEG20 Function	
P5FSRL[2:1]	P51 Function Select		
	P5FSRL2	P5FSRL1	Description
	0	0	I/O Port
	0	1	SEG19 Function
	1	0	TXD4 Function
	1	1	Not used
P5FSRL0	P50 Function Select		
	0	I/O Port (RXD4 function possible when input)	
	1	SEG18 Function	

9.9 P6 Port

9.9.1 P6 Port Description

P6 is 6-bit I/O port. P6 control registers consist of P6 data register (P6), P6 direction register (P6IO), P6 pull-up resistor selection register (P6PU) and P6 open-drain selection register (P6OD) . Refer to the port function selection registers for the P6 function selection.

9.9.2 Register description for P6

P6 (P6 Data Register): B8H

7	6	5	4	3	2	1	0
–	–	P65	P64	P63	P62	P61	P60
–	–	RW	RW	RW	RW	RW	RW

Initial value: 00H

P6[5:0] I/O Data

P6IO (P6 Direction Register): C1H

7	6	5	4	3	2	1	0
–	–	P65IO	P64IO	P63IO	P62IO	P61IO	P60IO
–	–	RW	RW	RW	RW	RW	RW

Initial value: 00H

P6IO[5:0] P6 Data I/O Direction
 0 Input
 1 Output
 NOTE)

1. EINT17/EINT18/EC7/RXD2 function possible when input

P6PU (P6 Pull-up Resistor Selection Register): A6H

7	6	5	4	3	2	1	0
–	–	P65PU	P64PU	P63PU	P62PU	P61PU	P60PU
–	–	RW	RW	RW	RW	RW	RW

Initial value: 00H

P6PU[5:0] Configure Pull-up Resistor of P6 Port
 0 Disable
 1 Enable

P6OD (P6 Open-drain Selection Register): 4016H (XSFR)

7	6	5	4	3	2	1	0
–	–	P65OD	P64OD	P63OD	P62OD	P61OD	P60OD
–	–	RW	RW	RW	RW	RW	RW

Initial value: 00H

P6OD[5:0] Configure Open-drain of P6 Port
 0 Push-pull output
 1 Open-drain output

P6FSRH (Port 6 Function Selection High Register): 4029H (XSFR)

7	6	5	4	3	2	1	0
–	–	–	–	–	P6FSRH2	P6FSRH1	P6FSRH0
–	–	–	–	–	RW	RW	RW

Initial value: 00H

P6FSRH2	P65 Function Select		
	0	I/O Port (RXD2 function possible when input)	
	1	AN11 Function	
P6FSRH[1:0]	P64 Function Select		
	P6FSRH1	P6FSRH0	Description
	0	0	I/O Port
	0	1	AN10 Function
	1	0	TXD2 Function
	1	1	Not used

P6FSRL (Port 6 Function Selection Low Register): 4028H (XSFR)

7	6	5	4	3	2	1	0
P6FSRL7	P6FSRL6	P6FSRL5	P6FSRL4	P6FSRL3	P6FSRL2	P6FSRL1	P6FSRL0
RW	RW	RW	RW	RW	RW	RW	RW

Initial value: 00H

P6FSRL[7:6]	P63 Function Select		
	P6FSRL7	P6FSRL6	Description
	0	0	I/O Port (EC7 function possible when input)
	0	1	AN9 Function
	1	0	DAC Function
	1	1	Not used
P6FSRL[5:4]	P62 Function Select		
	P6FSRL5	P6FSRL4	Description
	0	0	I/O Port (EINT17 function possible when input)
	0	1	AN8 Function
	1	0	T7O Function
	1	1	Not used
P6FSRL[3:2]	P61 Function Select		
	P6FSRL3	P6FSRL2	Description
	0	0	I/O Port (EINT18 function possible when input)
	0	1	Not used
	1	0	T8O/PWM8AA Function
	1	1	Not used
P6FSRL[1:0]	P60 Function Select		
	P6FSRL1	P6FSRL0	Description
	0	0	I/O Port
	0	1	SEG0 Function
	1	0	PWM8AB Function
	1	1	Not used

9.10 P7 Port

9.10.1 P7 Port Description

P7 is 8-bit I/O port. P7 control registers consist of P7 data register (P7), P7 direction register (P7IO), P7 pull-up resistor selection register (P7PU) and P7 open-drain selection register (P7OD) . Refer to the port function selection registers for the P7 function selection.

9.10.2 Register description for P7

P7 (P7 Data Register): C0H

7	6	5	4	3	2	1	0
P77	P76	P75	P74	P73	P72	P71	P70
RW	RW	RW	RW	RW	RW	RW	RW

Initial value: 00H

P7[7:0] I/O Data

P7IO (P7 Direction Register): C9H

7	6	5	4	3	2	1	0
P77IO	P76IO	P75IO	P74IO	P73IO	P72IO	P71IO	P70IO
RW	RW	RW	RW	RW	RW	RW	RW

Initial value: 00H

P7IO[7:0] P7 Data I/O Direction

0 Input

1 Output

P7PU (P7 Pull-up Resistor Selection Register): A7H

7	6	5	4	3	2	1	0
P77PU	P76PU	P75PU	P74PU	P73PU	P72PU	P71PU	P70PU
RW	RW	RW	RW	RW	RW	RW	RW

Initial value: 00H

P7PU[7:0] Configure Pull-up Resistor of P7 Port

0 Disable

1 Enable

P7OD (P7 Open-drain Selection Register): 4017H (XSFR)

7	6	5	4	3	2	1	0
P77OD	P76OD	P75OD	P74OD	P73OD	P72OD	P71OD	P70OD
RW	RW	RW	RW	RW	RW	RW	RW

Initial value: 00H

P7OD[7:0] Configure Open-drain of P7 Port

0 Push-pull output

1 Open-drain output

P7FSRH (Port 7 Function Selection High Register): 402BH (XSFR)

7	6	5	4	3	2	1	0
–	–	–	–	P7FSRH3	P7FSRH2	P7FSRH1	P7FSRH0
–	–	–	–	RW	RW	RW	RW

Initial value: 00H

- P7FSRH3 P77 Function Select
 - 0 I/O Port
 - 1 COM0 Function
- P7FSRH2 P76 Function Select
 - 0 I/O Port
 - 1 COM1 Function
- P7FSRH1 P75 Function Select
 - 0 I/O Port
 - 1 COM2 Function
- P7FSRH0 P74 Function Select
 - 0 I/O Port
 - 1 COM3 Function

P7FSRL (Port 7 Function Selection Low Register): 402AH (XSFR)

7	6	5	4	3	2	1	0
P7FSRL7	P7FSRL6	P7FSRL5	P7FSRL4	P7FSRL3	P7FSRL2	P7FSRL1	P7FSRL0
RW	RW	RW	RW	RW	RW	RW	RW

Initial value: 00H

P7FSRL[7:6]	P73 Function Select		
	P7FSRL7	P7FSRL6	Description
	0	0	I/O Port
	0	1	VLC0 Function
	1	0	PWM8CB Function
	1	1	SEG4 Function
P7FSRL[5:4]	P72 Function Select		
	P7FSRL5	P7FSRL4	Description
	0	0	I/O Port
	0	1	VLC1 Function
	1	0	PWM8CA Function
	1	1	SEG3 Function
P7FSRL[3:2]	P71 Function Select		
	P7FSRL3	P7FSRL2	Description
	0	0	I/O Port
	0	1	VLC2 Function
	1	0	PWM8BB Function
	1	1	SEG2 Function
P7FSRL[1:0]	P70 Function Select		
	P7FSRL1	P7FSRL0	Description
	0	0	I/O Port
	0	1	VLC3 Function
	1	0	PWM8BA Function
	1	1	SEG1 Function

9.11 P8 Port

9.11.1 P8 Port Description

P8 is 8-bit I/O port. P8 control registers consist of P8 data register (P8), P8 direction register (P8IO), P8 pull-up resistor selection register (P8PU) and P8 open-drain selection register (P8OD) . Refer to the port function selection registers for the P8 function selection.

9.11.2 Register description for P8

P8 (P8 Data Register): 99H

7	6	5	4	3	2	1	0
P87	P86	P85	P84	P83	P82	P81	P80
RW	RW	RW	RW	RW	RW	RW	RW

Initial value: 00H

P8[7:0] I/O Data

P8IO (P8 Direction Register): D1H

7	6	5	4	3	2	1	0
P87IO	P86IO	P85IO	P84IO	P83IO	P82IO	P81IO	P80IO
RW	RW	RW	RW	RW	RW	RW	RW

Initial value: 00H

P8IO[7:0] P8 Data I/O Direction
 0 Input
 1 Output

P8PU (P8 Pull-up Resistor Selection Register): ADH

7	6	5	4	3	2	1	0
P87PU	P86PU	P85PU	P84PU	P83PU	P82PU	P81PU	P80PU
RW	RW	RW	RW	RW	RW	RW	RW

Initial value: 00H

P8PU[7:0] Configure Pull-up Resistor of P8 Port
 0 Disable
 1 Enable

P8OD (P8 Open-drain Selection Register): 4018H (XSFR)

7	6	5	4	3	2	1	0
P87OD	P86OD	P85OD	P84OD	P83OD	P82OD	P81OD	P80OD
RW	RW	RW	RW	RW	RW	RW	RW

Initial value: 00H

P8OD[7:0] Configure Open-drain of P8 Port
 0 Push-pull output
 1 Open-drain output

P8FSR (Port 8 Function Selection Register): 402CH (XSFR)

7	6	5	4	3	2	1	0
P8FSR7	P8FSR6	P8FSR5	P8FSR4	P8FSR3	P8FSR2	P8FSR1	P8FSR0
RW	RW	RW	RW	RW	RW	RW	RW

Initial value: 00H

- P8FSR7 P87 Function Select
 - 0 I/O Port
 - 1 SEG17 Function
- P8FSR6 P86 Function Select
 - 0 I/O Port
 - 1 SEG16 Function
- P8FSR5 P85 Function Select
 - 0 I/O Port
 - 1 SEG15 Function
- P8FSR4 P84 Function Select
 - 0 I/O Port
 - 1 SEG14 Function
- P8FSR3 P83 Function Select
 - 0 I/O Port
 - 1 SEG13Function
- P8FSR2 P82Function Select
 - 0 I/O Port
 - 1 SEG12 Function
- P8FSR1 P81 Function Select
 - 0 I/O Port
 - 1 SEG11 Function
- P8FSR0 P80 Function Select
 - 0 I/O Port
 - 1 SEG10 Function

9.12 P9 Port

9.12.1 P9 Port Description

P9 is 5-bit I/O port. P9 control registers consist of P9 data register (P9), P9 direction register (P9IO), debounce enable register (P9DB), P9 pull-up resistor selection register (P9PU) and P9 open-drain selection register (P9OD). Refer to the port function selection registers for the P9 function selection.

9.12.2 Register description for P9

P9 (P9 Data Register): A1H

7	6	5	4	3	2	1	0
–	–	–	P94	P93	P92	P91	P90
–	–	–	RW	RW	RW	RW	RW

Initial value: 00H

P9[4:0] I/O Data

P9IO (P9 Direction Register): D9H

7	6	5	4	3	2	1	0
–	–	–	P94IO	P93IO	P92IO	P91IO	P90IO
–	–	–	RW	RW	RW	RW	RW

Initial value: 00H

P9IO[4:0] P9 Data I/O Direction.

0 Input
1 Output

NOTE)

1. EINTA-EINTE function possible when input

P9PU (P9 Pull-up Resistor Selection Register): AEH

7	6	5	4	3	2	1	0
–	–	–	P94PU	P93PU	P92PU	P91PU	P90PU
–	–	–	RW	RW	RW	RW	RW

Initial value: 00H

P9PU[4:0] Configure Pull-up Resistor of P9 Port

0 Disable
1 Enable

P9OD (P9 Open-drain Selection Register): 4019H (XSFR)

7	6	5	4	3	2	1	0
–	–	–	P94OD	P93OD	P92OD	P91OD	P90OD
–	–	–	RW	RW	RW	RW	RW

Initial value: 00H

P9OD[4:0] Configure Open-drain of P9 Port

0 Push-pull output
1 Open-drain output

P9DB (P9 Debounce Enable Register): CFH

7	6	5	4	3	2	1	0
–	–	–	P94DB	P93DB	P92DB	P91DB	P90DB
–	–	–	RW	RW	RW	RW	RW

Initial value: 00H

P94DB	Configure Debounce of P94 Port
0	Disable
1	Enable
P93DB	Configure Debounce of P93Port
0	Disable
1	Enable
P92DB	Configure Debounce of P92 Port
0	Disable
1	Enable
P91DB	Configure Debounce of P91 Port
0	Disable
1	Enable
P90DB	Configure Debounce of P90 Port
0	Disable
1	Enable

NOTE)

1. If the same level is not detected on enabled pin three or four times in a row at the sampling clock, the signal is eliminated as noise.
2. A pulse level should be input for the duration of 3 clocks or more to be actually detected as a valid edge.
3. The port debounce is automatically disabled at stop mode and recovered after stop mode release.
4. Refer to the port 1 debounce enable register (P1DB) for the debounce clock of port 9.

P9FSR (Port 9 Function Selection Register): 402DH (XSFR)

7	6	5	4	3	2	1	0
–	–	–	–	–	P9FSR2	P9FSR1	P9FSR0
–	–	–	–	–	RW	RW	RW

Initial value: 00H

- P9FSR2 P92 Function Select
 - 0 I/O Port (EINTC function possible when input)
 - 1 AN14 Function
- P9FSR1 P91 Function Select
 - 0 I/O Port (EINTB/SS5 function possible when input)
 - 1 AN13 Function
- P9FSR0 P90 Function Select
 - 0 I/O Port (EINTA function possible when input)
 - 1 AN12 Function

9.13 PA Port

9.13.1 PA Port Description

PA is 5-bit I/O port. PA control registers consist of PA data register (PA), PA direction register (PAIO), debounce enable register (PADB), PA pull-up resistor selection register (PAPU) and PA open-drain selection register (PAOD). Refer to the port function selection registers for the PA function selection.

9.13.2 Register description for PA

PA (PA Data Register): A3H

7	6	5	4	3	2	1	0
–	–	–	PA4	PA3	PA2	PA1	PA0
–	–	–	RW	RW	RW	RW	RW

Initial value: 00H

PA[4:0] I/O Data

PAIO (PA Direction Register): E1H

7	6	5	4	3	2	1	0
–	–	–	PA4IO	PA3IO	PA2IO	PA1IO	PA0IO
–	–	–	RW	RW	RW	RW	RW

Initial value: 00H

PAIO[4:0] PA Data I/O Direction.
 0 Input
 1 Output
 NOTE)

1. EINTF-EINTJ function possible when input

PAPU (PA Pull-up Resistor Selection Register): AFH

7	6	5	4	3	2	1	0
–	–	–	PA4PU	PA3PU	PA2PU	PA1PU	PA0PU
–	–	–	RW	RW	RW	RW	RW

Initial value: 00H

PAPU[4:0] Configure Pull-up Resistor of PA Port
 0 Disable
 1 Enable

PAOD (PA Open-drain Selection Register): 401AH (XSFR)

7	6	5	4	3	2	1	0
–	–	–	PA4OD	PA3OD	PA2OD	PA1OD	PA0OD
–	–	–	RW	RW	RW	RW	RW

Initial value: 00H

PAOD[4:0] Configure Open-drain of PA Port
 0 Push-pull output
 1 Open-drain output

PADB (PA Debounce Enable Register): D7H

7	6	5	4	3	2	1	0
–	–	–	PA4DB	PA3DB	PA2DB	PA1DB	PA0DB
–	–	–	RW	RW	RW	RW	RW

Initial value: 00H

- PA4DB Configure Debounce of PA4 Port
 0 Disable
 1 Enable
- PA3DB Configure Debounce of PA3Port
 0 Disable
 1 Enable
- PA2DB Configure Debounce of PA2 Port
 0 Disable
 1 Enable
- PA1DB Configure Debounce of PA1 Port
 0 Disable
 1 Enable
- PA0DB Configure Debounce of PA0 Port
 0 Disable
 1 Enable

NOTE)

1. If the same level is not detected on enabled pin three or four times in a row at the sampling clock, the signal is eliminated as noise.
2. A pulse level should be input for the duration of 3 clocks or more to be actually detected as a valid edge.
3. The port debounce is automatically disabled at stop mode and recovered after stop mode release.
4. Refer to the port 1 debounce enable register (P1DB) for the debounce clock of port A.

PAFSR (Port A Function Selection Register): 402EH (XSFR)

7	6	5	4	3	2	1	0
–	–	–	PAFSR4	PAFSR3	PAFSR2	PAFSR1	PAFSR0
–	–	–	RW	RW	RW	RW	RW

Initial value: 00H

- PAFSR4 PA4 Function Select
 - 0 I/O Port (EINTJ function possible when input)
 - 1 SEG57 Function
- PAFSR3 PA3 Function Select
 - 0 I/O Port (EINTI function possible when input)
 - 1 SEG56 Function
- PAFSR2 PA2 Function Select
 - 0 I/O Port (EINTH function possible when input)
 - 1 SEG55 Function
- PAFSR1 PA1 Function Select
 - 0 I/O Port (EINTG function possible when input)
 - 1 SEG54 Function
- PAFSR0 PA0 Function Select
 - 0 I/O Port (EINTF function possible when input)
 - 1 SEG53 Function

9.14 PB Port

9.14.1 PB Port Description

PB is 3-bit I/O port. PB control registers consist of PB data register (PB), PB direction register (PBIO), PB pull-up resistor selection register (PBPU) and PB open-drain selection register (PBOD). Refer to the port function selection registers for the PB function selection.

9.14.2 Register description for PB

PB (PB Data Register): A4H

7	6	5	4	3	2	1	0
–	–	–	–	–	PB2	PB1	PB0
–	–	–	–	–	R/W	R/W	R/W

Initial value: 00H

PB[2:0] I/O Data

PBIO (PB Direction Register): E9H

7	6	5	4	3	2	1	0
–	–	–	–	–	PB2IO	PB1IO	PB0IO
–	–	–	–	–	R/W	R/W	R/W

Initial value: 00H

PBIO[2:0] PB Data I/O Direction.

0 Input

1 Output

PBPU (PB Pull-up Resistor Selection Register): B6H

7	6	5	4	3	2	1	0
–	–	–	–	–	PB2PU	PB1PU	PB0PU
–	–	–	–	–	R/W	R/W	R/W

Initial value: 00H

PBPU[2:0] Configure Pull-up Resistor of PB Port

0 Disable

1 Enable

PBOD (PB Open-drain Selection Register): 401BH (XSFR)

7	6	5	4	3	2	1	0
–	–	–	–	–	PB2OD	PB1OD	PB0OD
–	–	–	–	–	R/W	R/W	R/W

Initial value: 00H

PBOD[2:0] Configure Open-drain of PB Port

0 Push-pull output

1 Open-drain output

PBFSR (Port B Function Selection Register): 402FH (XSFR)

7	6	5	4	3	2	1	0
–	–	–	–	–	PBFSR2	PBFSR1	PBFSR0
–	–	–	–	–	RW	RW	RW

Initial value: 00H

PBFSR2	PB2 Function Select
	0 I/O Port
	1 SEG28 Function
PBFSR1	PB1 Function Select
	0 I/O Port
	1 SEG27 Function
PBFSR0	PB0 Function Select
	0 I/O Port
	1 SEG26 Function

9.15 PD Port

9.15.1 PD Port Description

PD is 5-bit I/O port. PD control registers consist of PD data register (PD), PD direction register (PDIO), PD pull-up resistor selection register (PDPU) and PD open-drain selection register (PDOD). Refer to the port function selection registers for the PD function selection.

9.15.2 Register description for PD

PD (PD Data Register): A5H

7	6	5	4	3	2	1	0
–	–	–	PD4	PD3	PD2	PD1	PD0
–	–	–	RW	RW	RW	RW	RW

Initial value: 00H

PD[4:0] I/O Data

PDIO (PD Direction Register): F1H

7	6	5	4	3	2	1	0
–	–	–	PD4IO	PD3IO	PD2IO	PD1IO	PD0IO
–	–	–	RW	RW	RW	RW	RW

Initial value: 00H

PDIO[4:0] PD Data I/O Direction.
 0 Input
 1 Output

PDPU (PD Pull-up Resistor Selection Register): B7H

7	6	5	4	3	2	1	0
–	–	–	PD4PU	PD3PU	PD2PU	PD1PU	PD0PU
–	–	–	RW	RW	RW	RW	RW

Initial value: 00H

PDPU[4:0] Configure Pull-up Resistor of PD Port
 0 Disable
 1 Enable

PDOD (PD Open-drain Selection Register): 401CH (XSFR)

7	6	5	4	3	2	1	0
–	–	–	PD4OD	PD3OD	PD2OD	PD1OD	PD0OD
–	–	–	RW	RW	RW	RW	RW

Initial value: 00H

PDOD[4:0] Configure Open-drain of PD Port
 0 Push-pull output
 1 Open-drain output

PDFSR (Port A Function Selection Register): 4037H (XSFR)

7	6	5	4	3	2	1	0
–	–	–	PDFSR4	PDFSR3	PDFSR2	PDFSR1	PDFSR0
–	–	–	RW	RW	RW	RW	RW

Initial value: 00H

PDFSR4	PD4 Function Select
	0 I/O Port
	1 SEG9 Function
PDFSR3	PD3 Function Select
	0 I/O Port
	1 SEG8 Function
PDFSR2	PD2 Function Select
	0 I/O Port
	1 SEG7 Function
PDFSR1	PD1 Function Select
	0 I/O Port
	1 SEG6 Function
PDFSR0	PD0 Function Select
	0 I/O Port
	1 SEG5 Function

10. Interrupt Controller

10.1 Overview

The MC97F60128 supports up to 24 interrupt sources. The interrupts have separate enable register bits associated with them, allowing software control. They can also have four levels of priority assigned to them. The non-maskable interrupt source is always enabled with a higher priority than any other interrupt source and is not controllable by software. The interrupt controller has following features:

- Receive the request from 24 interrupt source
- Individual priority
- 4 priority levels
- Multi Interrupt possibility
- If the requests of different priority levels are received simultaneously, the request of higher priority level is served first.
- Each interrupt source can be controlled by EA bit and each IEx bit
- Interrupt latency: 3~9 machinecycles in single interrupt system

The non-maskable interrupt is always enabled. The maskable interrupts are enabled through four pair of interrupt enable registers (IE, IE1, IE2 and IE3). Each bit of IE, IE1, IE2, IE3 register individually enables/disables the corresponding interrupt source. Overall control is provided by bit 7 of IE (EA). When EA is set to '0', all interrupts are disabled: when EA is set to '1', interrupts are individually enabled or disabled through the other bits of the interrupt enable registers. The EA bit is always cleared to '0' jumping to an interrupt service vector and set to '1' executing the [RETI] instruction. The MC97F60128 supports a four-level priority scheme. Each maskable interrupt is individually assigned to one of four priority levels according to IP0H/L, IP1H/L, IP2H/L and IP3H/L.

Default interrupt mode is level-trigger mode basically, but if needed, it is possible to change to edge-trigger mode. Priority is set by two bits of interrupt priority registers (one bit from IPxH, another one from IPxL). Interrupt service routine serves higher priority interrupt first. If two requests of different priority levels are received simultaneously, the request of higher priority level is served prior to the lower one.

10.2 External Interrupt

The external interrupt on INT5, INT16, INT21 and INT23 pins receive various interrupt request depending on the external interrupt polarity 0/2/3/4 high/low register (EIPOLxH/L) and external interrupt polarity 1 register (EIPOL1) as shown in Figure 10.1. Also each external interrupt source has enable/disable bits. The External interrupt flag 0/1/2/3 register (EIFLAG0/1/2/3) and external interrupt flag 4 register (EIFLAG4) provides the status of external interrupts.




Figure 10.1 External Interrupt Description

10.3 Block Diagram




Figure 10.2 Block Diagram of Interrupt

NOTE)

1. The release signal for stop/idle mode may be generated by all interrupt sources which are enabled without reference to the priority level.

2. An interrupt request is delayed during data are written to IE, IE1, IE2, IE3, IP0L/H, IP1L/H, IP2L/H, IP3L/H and PCON register..

10.4 Interrupt Vector Table

The interrupt controller supports 24 interrupt sources as shown in the Table 11-1. When interrupt is served, long call instruction (LCALL) is executed and program counter jumps to the vector address. All interrupt requests have their own priority order.

Interrupt Source	Symbol	Interrupt Enable Bit	Priority	Mask	Vector Address
Hardware RESET	RESETB	-	0	Non-Maskable	0000H
UART2 Tx Interrupt	INT0	IE.0	1	Maskable	0003H
UART3 Tx Interrupt	INT1	IE.1	2	Maskable	000BH
UART4 Tx Interrupt	INT2	IE.2	3	Maskable	0013H
USI1 Rx Interrupt	INT3	IE.3	4	Maskable	001BH
USI1 Tx/I2C Interrupt	INT4	IE.4	5	Maskable	0023H
External Interrupt 0 – 7	INT5	IE.5	6	Maskable	002BH
UART2 Rx Interrupt	INT6	IE1.0	7	Maskable	0033H
UART3 Rx Interrupt	INT7	IE1.1	8	Maskable	003BH
UART4 Rx Interrupt	INT8	IE1.2	9	Maskable	0043H
USI0 Rx Interrupt	INT9	IE1.3	10	Maskable	004BH
USI0 Tx/I2C Interrupt	INT10	IE1.4	11	Maskable	0053H
SPI2 Rx FIFO Full Interrupt	INT11	IE1.5	12	Maskable	005BH
T0/1/2 OVF/Match Interrupt	INT12	IE2.0	13	Maskable	0063H
T3/4/5/6 Match Interrupt	INT13	IE2.1	14	Maskable	006BH
T7 Match Interrupt T8 Interrupt Emergency Stop Interrupt	INT14	IE2.2	15	Maskable	0073H
FADPCM Decoder Interrupt DAC Interrupt	INT15	IE2.3	16	Maskable	007BH
External Interrupt 8/9/18	INT16	IE2.4	17	Maskable	0083H
SPI2 Tx FIFO Empty Interrupt	INT17	IE2.5	18	Maskable	008BH
SPI2 Interrupt	INT18	IE3.0	19	Maskable	0093H
SPI3 Interrupt	INT19	IE3.1	20	Maskable	009BH
WT Interrupt PWM Generator Overflow Interrupt Shot Stop Interrupt TRIG Interrupt	INT20	IE3.2	21	Maskable	00A3H
EINTA – EINTJ Interrupt	INT21	IE3.3	22	Maskable	00ABH
BIT/WDT/ADC Interrupt SP Overflow Interrupt	INT22	IE3.4	23	Maskable	00B3H
External Interrupt 10 – 17	INT23	IE3.5	24	Maskable	00BBH

Table 10-1 Interrupt Vector Address Table

For maskable interrupt execution, EA bit must set '1' and specific interrupt must be enabled by writing '1' to associated bit in the IEx. If an interrupt request is received, the specific interrupt request flag is set to '1'. And it remains '1' until CPU accepts interrupt. If the interrupt is served, the interrupt request flag will be cleared automatically.

10.5 Interrupt Sequence

An interrupt request is held until the interrupt is accepted or the interrupt latch is cleared to '0' by a reset or an instruction. Interrupt acceptance always generates at last cycle of the instruction. So instead of fetching the current instruction, CPU executes internally LCALL instruction and saves the PC at stack. For the interrupt service routine, the interrupt controller gives the address of LJMP instruction to CPU. Since the end of the execution of current instruction, it needs 3~9 machine cycles to go to the interrupt service routine. The interrupt service task is terminated by the interrupt return instruction [RETI]. Once an interrupt request is generated, the following process is performed.




Figure 10.3 Interrupt Sequence Flow

10.6 Effective Timing after Controlling Interrupt Bit

Case a) Control Interrupt Enable Register (IE, IE1, IE2, IE3)




Figure 10.4 Effective Timing of Interrupt Enable Register

Case b) Interrupt flag Register




Figure 10.5 Effective Timing of Interrupt Flag Register

10.7 Multi Interrupt

If two requests of different priority levels are received simultaneously, the request of higher priority level is served first. If more than one interrupt request are received, the interrupt polling sequence determines which request is served first by hardware. However, for special features, multi-interrupt processing can be executed by software.




Figure 10.6 Effective Timing of Interrupt

Figure 10.6 shows an example of multi-interrupt processing. While INT1 is served, INTO which has higher priority than INT1 is occurred. Then INTO is served immediately and then the remain part of INT1 service routine is executed. If the priority level of INTO is same or lower than INT1, INTO will be served after the INT1 service has completed.

An interrupt service routine may be only interrupted by an interrupt of higher priority and, if two interrupts of different priority occur at the same time, the higher level interrupt will be served first. An interrupt cannot be interrupted by another interrupt of the same or a lower priority level. If two interrupts of the same priority level occur simultaneously, the service order for those interrupts is determined by the scan order.

10.8 Interrupt Enable Accept Timing




Figure 10.7 Interrupt Response Timing Diagram

10.9 Interrupt Service Routine Address




Figure 10.8 Correspondence between Vector Table Address and the Entry Address of ISR

10.10 Saving/Restore General-Purpose Registers




Figure 10.9 Saving/Restore Process Diagram and Sample Source

10.11 Interrupt Timing




Figure 10.10 Timing Chart of Interrupt Acceptance and Interrupt Return Instruction

Interrupt sources are sampled at the last cycle of a command. If an interrupt source is detected the lower 8-bit of interrupt vector (INT_VEC) is decided. M8051W core makes interrupt acknowledge at the first cycle of a command and executes long call to jump to interrupt service routine.

NOTE)

1. command cycle CLPx: L=Last cycle, 1=1st cycle or 1st phase, 2=2nd cycle or 2nd phase

10.12 Interrupt Register Overview

10.12.1 Interrupt Enable Register (IE, IE1, IE2, IE3)

Interrupt enable register consists of global interrupt control bit (EA) and peripheral interrupt control bits. Total 24 peripherals are able to control interrupt.

10.12.2 Interrupt Priority Register (IP, IP1)

The 24 interrupts are divided into 6 groups which have each 4 interrupt sources. A group can be assigned 4 levels interrupt priority using interrupt priority register. Level 3 is the highest priority, while level 0 is the lowest priority. After a reset IP and IP1 are cleared to '00H'. If interrupts have the same priority level, lower number interrupt is served first.

10.12.3 External Interrupt Flag Register (EIFLAG0, EIFLAG1)

The external interrupt flag 0 register (EIFLAG0) and external interrupt flag 1 register (EIFLAG1) are set to '1' when the external interrupt generating condition is satisfied. The flag is cleared when the interrupt service routine is executed. Alternatively, the flag can be cleared by writing '0' to it.

10.12.4 External Interrupt Polarity Register (EIPOL0L, EIPOL0H, EIPOL1)

The external interrupt polarity0 high/low register (EIPOL0H/L) and external interrupt polarity1 register (EIPOL1) determines which type of rising/falling/both edge interrupt. Initially, default value is no interrupt at any edge.

10.12.5 Register Map

Name	Address	Direction	Default	Description
IE	A8H	R/W	00H	Interrupt Enable Register
IE1	A9H	R/W	00H	Interrupt Enable Register 1
IE2	AAH	R/W	00H	Interrupt Enable Register 2
IE3	ABH	R/W	00H	Interrupt Enable Register 3
IP0L	92H	R/W	00H	Interrupt Priority 0 Low Register
IP0H	93H	R/W	00H	Interrupt Priority 0 High Register
IP1L	9AH	R/W	00H	Interrupt Priority 1 Low Register
IP1H	9BH	R/W	00H	Interrupt Priority 1 High Register
IP2L	9CH	R/W	00H	Interrupt Priority 2 Low Register
IP2H	9DH	R/W	00H	Interrupt Priority 2 High Register
IP3L	9EH	R/W	00H	Interrupt Priority 3 Low Register
IP3H	9FH	R/W	00H	Interrupt Priority 3 High Register
EIFLAG0	BAH	R/W	00H	External Interrupt Flag 0 Register
EIPOL0L	C2H	R/W	00H	External Interrupt Polarity 0 Low Register
EIPOL0H	C3H	R/W	00H	External Interrupt Polarity 0 High Register
EIFLAG1	BBH	R/W	00H	External Interrupt Flag 1 Register
EIPOL1	BFH	R/W	00H	External Interrupt Polarity 1 Register
EIFLAG2	BCH	R/W	00H	External Interrupt Flag 2 Register
EIPOL2L	C4H	R/W	00H	External Interrupt Polarity 2 Low Register
EIPOL2H	C5H	R/W	00H	External Interrupt Polarity 2 High Register
EIFLAG3	BDH	R/W	00H	External Interrupt Flag 3 Register
EIPOL3L	C6H	R/W	00H	External Interrupt Polarity 3 Low Register
EIPOL3H	C7H	R/W	00H	External Interrupt Polarity 3 High Register
EIFLAG4	BEH	R/W	00H	External Interrupt Flag 4 Register
EIPOL4L	CAH	R/W	00H	External Interrupt Polarity 4 Low Register
EIPOL4H	CBH	R/W	00H	External Interrupt Polarity 4 High Register

Table 10-2 Interrupt Register Map

10.13 Interrupt Register Description

The interrupt register is used for controlling interrupt functions. Also it has external interrupt control registers. The interrupt register consists of interrupt enable register (IE), interrupt enable register 1 (IE1), interrupt enable register 2 (IE2) and interrupt enable register 3 (IE3). For external interrupt, it consists of external interrupt flag 0/1/2/3/4 register(EIFLAGx), external interrupt polarity 0/2/3/4 high/low register (EIPOLxH/L), interrupt polarity 1 register(EIPOL1).

10.13.1 Register Description for Interrupt

IE (Interrupt Enable Register): A8H

7	6	5	4	3	2	1	0
EA	–	INT5E	INT4E	INT3E	INT2E	INT1E	INT0E
RW	–	RW	RW	RW	RW	RW	RW

Initial value: 00H

EA	Enable or Disable All Interrupt bits
0	All Interrupt disable
1	All Interrupt enable
INT5E	Enable or Disable External Interrupt 0 ~ 7 (EINT0 ~ EINT7)
0	Disable
1	Enable
INT4E	Enable or Disable USI1/I2C Tx Interrupt
0	Disable
1	Enable
INT3E	Enable or Disable USI1 Rx Interrupt
0	Disable
1	Enable
INT2E	Enable or Disable UART4 Tx Interrupt
0	Disable
1	Enable
INT1E	Enable or Disable UART3 Tx Interrupt
0	Disable
1	Enable
INT0E	Enable or Disable UART2 Tx Interrupt
0	Disable
1	Enable

IE1 (Interrupt Enable Register 1): A9H

7	6	5	4	3	2	1	0
–	–	INT11E	INT10E	INT9E	INT8E	INT7E	INT6E
–	–	RW	RW	RW	RW	RW	RW

Initial value: 00H

- INT11E Enable or Disable SPI2 Rx FIFO full Interrupt
 0 Disable
 1 Enable
- INT10E Enable or Disable USI0 Tx/I2C Interrupt
 0 Disable
 1 Enable
- INT9E Enable or Disable USI0 Rx Interrupt
 0 Disable
 1 Enable
- INT8E Enable or Disable UART4 Rx Interrupt
 0 Disable
 1 Enable
- INT7E Enable or Disable UART3 Rx Interrupt
 0 Disable
 1 Enable
- INT6E Enable or Disable UART2 Rx Interrupt
 0 Disable
 1 Enable

IE2 (Interrupt Enable Register 2): AAH

7	6	5	4	3	2	1	0
–	–	INT17E	INT16E	INT15E	INT14E	INT13E	INT12E
–	–	RW	RW	RW	RW	RW	RW

Initial value: 00H

INT17E	Enable or Disable SPI2 Tx FIFO empty Interrupt
0	Disable
1	Enable
INT16E	Enable or Disable External Interrupt 8/9/18
0	Disable
1	Enable
INT15E	Enable or Disable FADPCM Decoder and D/AC Interrupt
0	Disable
1	Enable
INT14E	Enable or Disable Timer 7 Match/Timer8/Emergency stop Interrupt
0	Disable
1	Enable
INT13E	Enable or Disable Timer 3/4/5/6 Match Interrupt
0	Disable
1	Enable
INT12E	Enable or Disable Timer 0/1/2 Overflow Interrupt
0	Disable
1	Enable

IE3 (Interrupt Enable Register 3): ABH

7	6	5	4	3	2	1	0
–	–	INT23E	INT22E	INT21E	INT20E	INT19E	INT18E
–	–	RW	RW	RW	RW	RW	RW

Initial value :00H

- INT23E Enable or Disable External interrupt 10 – 17 (EINT10 – EINT17)
 - 0 Disable
 - 1 Enable
- INT22E Enable or Disable BIT/WDT/ADC/SP OVF Interrupt
 - 0 Disable
 - 1 Enable
- INT21E Enable or Disable EINTA - EINTJ Interrupt
 - 0 Disable
 - 1 Enable
- INT20E Enable or Disable WT, PWM generator overflow, Shot stop and TRIG Interrupt
 - 0 Disable
 - 1 Enable
- INT19E Enable or Disable SPI 3 Interrupt
 - 0 Disable
 - 1 Enable
- INT18E Enable or Disable SPI2 Interrupt
 - 0 Disable
 - 1 Enable

IP0L (Interrupt Priority 0 Low Register): 92H

7	6	5	4	3	2	1	0
–	–	IP0L5	IP0L4	IP0L3	IP0L2	IP0L1	IP0L0
–	–	RW	RW	RW	RW	RW	RW

Initial value :00H

IP0H (Interrupt Priority 0 High Register): 93H

7	6	5	4	3	2	1	0
–	–	IP0H5	IP0H4	IP0H3	IP0H2	IP0H1	IP0H0
–	–	RW	RW	RW	RW	RW	RW

Initial value :00H

IP0L[5:0], IP0H[5:0]	Select IE Interrupt Priority		
	IP0Hx	IP0Lx	Description
	0	0	level 0 (lowest)
	0	1	level 1
	1	0	level 2
	1	1	level 3 (highest)

IP1L (Interrupt Priority 1 Low Register): 9AH

7	6	5	4	3	2	1	0
–	–	IP1L5	IP1L4	IP1L3	IP1L2	IP1L1	IP1L0
–	–	RW	RW	RW	RW	RW	RW

Initial value :00H

IP1H (Interrupt Priority 1 High Register): 9BH

7	6	5	4	3	2	1	0
–	–	IP1H5	IP1H4	IP1H3	IP1H2	IP1H1	IP1H0
–	–	RW	RW	RW	RW	RW	RW

Initial value :00H

IP1L[5:0], IP1H[5:0]	Select IE1 Interrupt Priority		
	IP1Hx	IP1Lx	Description
	0	0	level 0 (lowest)
	0	1	level 1
	1	0	level 2
	1	1	level 3 (highest)

IP2L (Interrupt Priority 2 Low Register): 9CH

7	6	5	4	3	2	1	0
–	–	IP2L5	IP2L4	IP2L3	IP2L2	IP2L1	IP2L0
–	–	RW	RW	RW	RW	RW	RW

Initial value :00H

IP2H (Interrupt Priority 2 High Register): 9DH

7	6	5	4	3	2	1	0
–	–	IP2H5	IP2H4	IP2H3	IP2H2	IP2H1	IP2H0
–	–	RW	RW	RW	RW	RW	RW

Initial value :00H

IP2L[5:0], IP2H[5:0]	Select IE Interrupt Priority		
	IP2Hx	IP2Lx	Description
	0	0	level 0 (lowest)
	0	1	level 1
	1	0	level 2
	1	1	level 3 (highest)

IP3L (Interrupt Priority 3 Low Register): 9EH

7	6	5	4	3	2	1	0
–	–	IP3L5	IP3L4	IP3L3	IP3L2	IP3L1	IP3L0
–	–	RW	RW	RW	RW	RW	RW

Initial value :00H

IP3H (Interrupt Priority 3 High Register): 9FH

7	6	5	4	3	2	1	0
–	–	IP3H5	IP3H4	IP3H3	IP3H2	IP3H1	IP3H0
–	–	RW	RW	RW	RW	RW	RW

Initial value :00H

IP3L[5:0], IP3H[5:0]	Select IE3 Interrupt Priority		
	IP3Hx	IP3Lx	Description
	0	0	level 0 (lowest)
	0	1	level 1
	1	0	level 2
	1	1	level 3 (highest)

EIFLAG0 (External Interrupt Flag 0 Register): BAH

7	6	5	4	3	2	1	0
FLAG7	FLAG6	FLAG5	FLAG4	FLAG3	FLAG2	FLAG1	FLAG0
RW	RW	RW	RW	RW	RW	RW	RW

Initial value :00H

EIFLAG0[7:0] When an External Interrupt 0-7 is occurred, the flag becomes '1'.The flag is cleared only by writing '0' to the bit. So, the flag should be cleared by software. Writing "1" has no effect.

0 External Interrupt 0 ~ 7 not occurred

1 External Interrupt 0 ~ 7 occurred

EIPOL0H (External Interrupt Polarity 0 High Register): C3H

7	6	5	4	3	2	1	0
POL7		POL6		POL5		POL4	
RW	RW	RW	RW	RW	RW	RW	RW

Initial value: 00H

EIPOL0H[7:0] External interrupt (EINT7, EINT6, EINT5, EINT4) polarity selection

POLn[1:0] Description

0 0 No interrupt at any edge

0 1 Interrupt on rising edge

1 0 Interrupt on falling edge

1 1 Interrupt on both of rising and falling edge

Where n =4, 5, 6 and 7

EIPOL0L (External Interrupt Polarity 0 Low Register): C2H

7	6	5	4	3	2	1	0
POL3		POL2		POL1		POL0	
RW	RW	RW	RW	RW	RW	RW	RW

Initial value: 00H

EIPOL0L[7:0] External interrupt (EINT0, EINT1, EINT2, EINT3) polarity selection

POLn[1:0] Description

0 0 No interrupt at any edge

0 1 Interrupt on rising edge

1 0 Interrupt on falling edge

1 1 Interrupt on both of rising and falling edge

Where n =0, 1, 2 and 3

EIFLAG1 (External Interrupt Flag 1 Register): BBH

7	6	5	4	3	2	1	0
T7IFR	T6IFR	T5IFR	T4IFR	T3IFR	FLAG18	FLAG9	FLAG8
RW	RW	RW	RW	RW	RW	RW	RW

Initial value: 00H

- T7IFR When T7 interrupt occurs, this bit becomes '1'. The flag is cleared only by writing a '0' to the bit. So, the flag should be cleared by software. Writing "1" has no effect.
 - 0 T7 Interrupt no generation
 - 1 T7 Interrupt generation
- T6IFR When T6 interrupt occurs, this bit becomes '1'. The flag is cleared only by writing a '0' to the bit. So, the flag should be cleared by software. Writing "1" has no effect.
 - 0 T6 Interrupt no generation
 - 1 T6 Interrupt generation
- T5IFR When T5 interrupt occurs, this bit becomes '1'. The flag is cleared only by writing a '0' to the bit. So, the flag should be cleared by software. Writing "1" has no effect.
 - 0 T5 Interrupt no generation
 - 1 T5 Interrupt generation
- T4IFR When T4 interrupt occurs, this bit becomes '1'. The flag is cleared only by writing a '0' to the bit. So, the flag should be cleared by software. Writing "1" has no effect.
 - 0 T4 Interrupt no generation
 - 1 T4 Interrupt generation
- T3IFR When T3 interrupt occurs, this bit becomes '1'. The flag is cleared only by writing a '0' to the bit. So, the flag should be cleared by software. Writing "1" has no effect.
 - 0 T3 Interrupt no generation
 - 1 T3 Interrupt generation
- EIFLAG1[2:0] When an External Interrupt 8/9/18(EINT8, EINT9, EINT18) is occurred, the flag becomes '1'. The flag is cleared by writing a '0' to the bit. So, the flag should be cleared by software. Writing "1" has no effect.
 - 0 External Interrupt 8/9/18 not occurred
 - 1 External Interrupt 8/9/18 occurred

EIPOL1 (External Interrupt Polarity 1 Register): BFH

7	6	5	4	3	2	1	0
-	-	POL18		POL9		POL8	
-	-	RW	RW	RW	RW	RW	RW

Initial value: 00H

- EIPOL1[5:0] External interrupt (EINT8,EINT9,EINT18) polarity selection
 - POLn[1:0] Description
 - 0 0 No interrupt at any edge
 - 0 1 Interrupt on rising edge
 - 1 0 Interrupt on falling edge
 - 1 1 Interrupt on both of rising and falling edge

Where n =8, 9 and 18

EIFLAG2 (External Interrupt Flag 2 Register): BCH

7	6	5	4	3	2	1	0
FLAG17	FLAG16	FLAG15	FLAG14	FLAG13	FLAG12	FLAG11	FLAG10
RW	RW	RW	RW	RW	RW	RW	RW

Initial value :00H

EIFLAG2[7:0] When an External Interrupt 10-17 is occurred, the flag becomes '1'. The flag is cleared only by writing '0' to the bit. So, the flag should be cleared by software. Writing "1" has no effect.

0 External Interrupt 10 ~ 17 not occurred

1 External Interrupt 10 ~ 17 occurred

EIPOL2H (External Interrupt Polarity 2 High Register): C5H

7	6	5	4	3	2	1	0
POL17		POL16		POL15		POL14	
RW	RW	RW	RW	RW	RW	RW	RW

Initial value: 00H

EIPOL2H[7:0] External interrupt (EINT17, EINT16, EINT15, EINT14) polarity selection

POLn[1:0] Description

0 0 No interrupt at any edge

0 1 Interrupt on rising edge

1 0 Interrupt on falling edge

1 1 Interrupt on both of rising and falling edge

Where n =14, 15, 16 and 17

EIPOL2L (External Interrupt Polarity 2 Low Register): C4H

7	6	5	4	3	2	1	0
POL13		POL12		POL11		POL10	
RW	RW	RW	RW	RW	RW	RW	RW

Initial value: 00H

EIPOL2L[7:0] External interrupt (EINT10, EINT11, EINT12, EINT13) polarity selection

POLn[1:0] Description

0 0 No interrupt at any edge

0 1 Interrupt on rising edge

1 0 Interrupt on falling edge

1 1 Interrupt on both of rising and falling edge

Where n =10, 11, 12 and 13

EIFLAG3 (External Interrupt Flag 3 Register): BDH

7	6	5	4	3	2	1	0
-	-	-	FLAGE	FLAGD	FLAGC	FLAGB	FLAGA
-	-	-	RW	RW	RW	RW	RW

Initial value :00H

EIFLAG3[5:0] When an External Interrupt A-E is occurred, the flag becomes '1'.The flag is cleared only by writing '0' to the bit. So, the flag should be cleared by software. Writing "1" has no effect.

- 0 External Interrupt A ~ E not occurred
- 1 External Interrupt A ~ E occurred

EIPOL3H (External Interrupt Polarity 3 High Register): C7H

7	6	5	4	3	2	1	0
-	-	-	-	-	-	POLE	
-	-	-	-	-	-	RW	RW

Initial value: 00H

EIPOL3H[1:0] External interrupt (EINTE) polarity selection

- | | | |
|------------|---|--|
| POLE [1:0] | | Description |
| 0 | 0 | No interrupt at any edge |
| 0 | 1 | Interrupt on rising edge |
| 1 | 0 | Interrupt on falling edge |
| 1 | 1 | Interrupt on both of rising and falling edge |

EIPOL3L (External Interrupt Polarity 3 Low Register): C6H

7	6	5	4	3	2	1	0
POLD		POLC		POLB		POLA	
RW	RW	RW	RW	RW	RW	RW	RW

Initial value: 00H

EIPOL3L[7:0] External interrupt (EINTA, EINTB, EINTC, EINTD) polarity selection

- | | | |
|-----------|---|--|
| POLn[1:0] | | Description |
| 0 | 0 | No interrupt at any edge |
| 0 | 1 | Interrupt on rising edge |
| 1 | 0 | Interrupt on falling edge |
| 1 | 1 | Interrupt on both of rising and falling edge |

Where n =A, B, C and D

EIFLAG4 (External Interrupt Flag 4 Register): BEH

7	6	5	4	3	2	1	0
–	–	–	FLAGJ	FLAGI	FLAGH	FLAGG	FLAGF
–	–	–	RW	RW	RW	RW	RW

Initial value :00H

EIFLAG4[5:0] When an External Interrupt F-J is occurred, the flag becomes '1'.The flag is cleared only by writing '0' to the bit. So, the flag should be cleared by software. Writing "1" has no effect.

0 External Interrupt F ~ J not occurred

1 External Interrupt F ~ J occurred

EIPOL4H (External Interrupt Polarity 4 High Register): CBH

7	6	5	4	3	2	1	0
–	–	–	–	–	–	POLJ	
–	–	–	–	–	–	RW	RW

Initial value: 00H

EIPOL4H[1:0] External interrupt (EINTJ) polarity selection

POLJ [1:0] Description

0 0 No interrupt at any edge

0 1 Interrupt on rising edge

1 0 Interrupt on falling edge

1 1 Interrupt on both of rising and falling edge

EIPOL4L (External Interrupt Polarity 4 Low Register): CAH

7	6	5	4	3	2	1	0
POLI		POLH		POLG		POLF	
RW	RW	RW	RW	RW	RW	RW	RW

Initial value: 00H

EIPOL4L[7:0] External interrupt (EINTF, EINTG, EINTH, EINTI) polarity selection

POLn[1:0] Description

0 0 No interrupt at any edge

0 1 Interrupt on rising edge

1 0 Interrupt on falling edge

1 1 Interrupt on both of rising and falling edge

Where n =F, G, H and I

11. Peripheral Hardware

11.1 Clock Generator

11.1.1 Overview

As shown in Figure 11.1, the clock generator produces the basic clock pulses which provide the system clock to be supplied to the CPU and the peripheral hardware. It contains main/sub-frequency clock oscillator. The main/sub clock operation can be easily obtained by attaching a crystal between the XIN/SXIN and XOUT/SXOUT pin, respectively. The main/sub clock can be also obtained from the external oscillator. In this case, it is necessary to put the external clock signal into the XIN/SXIN pin and open the XOUT/SXOUT pin. The default system clock is 1MHz INT-RC Oscillator and the default division rate is sixteen. In order to stabilize system internally, it is used 1MHz INT-RC oscillator on POR.

- Calibrated Internal RC Oscillator (8 MHz)
 - INT-RC OSC/2 (8 MHz)
 - INT-RC OSC/4 (4 MHz)
 - INT-RC OSC/8 (2 MHz)
 - INT-RC OSC/16 (1 MHz, Default system clock)
 - INT-RC OSC/32 (0.5 MHz)
- Main Crystal Oscillator (0.4~10 MHz)
- Sub Crystal Oscillator (32.768 kHz)
- Phase Lock Loop (1.024~8.192 MHz)
- Internal WDTRC Oscillator (5 kHz)

11.1.2 Block Diagram




Figure 11.1 Clock Generator Block Diagram

11.1.3 Phase Locked-Loop Block Diagram




Figure 11.2 Phase Locked-Loop Circuit Diagram

11.1.4 Register Map

Name	Address	Dir	Default	Description
SCCR	8AH	R/W	00H	System and Clock Control Register
OSCCR	C8H	R/W	08H	Oscillator Control Register
PLLCR	D6H	R/W	00H	Phase Locked-Loop Control Register

Table 11-1 Clock Generator Register Map

11.1.5 Clock Generator Register Description

The clock generator register uses clock control for system operation. The clock generation consists of system and clock control register, oscillator control register and phase locked-loop control register.

11.1.6 Register Description for Clock Generator

SCCR (System and Clock Control Register) : 8AH

7	6	5	4	3	2	1	0
–	PSAVE	–	–	–	–	SCLK1	SCLK0
–	R/W	–	–	–	–	R/W	R/W

Initial value : 00H

PSAVE Power Save Mode Control Bit
 0 Normal circuit for sub oscillator
 1 Power saving circuit for sub oscillator

NOTE)

1. A capacitor (0.1μF) should be connected between VREG and VSS when the sub oscillator is used to power saving mode.
2. The PSAVE automatically cleared to '0' when the sub oscillator is stopped by SCLKE or CPU is entered into STOP mode in sub operating mode.
3. The delay is needed 500ms over from sub osc start to PSAVE change to "1".

SCLK [1:0] System Clock Selection Bit

SCLK1	SCLK0	Description
0	0	INT RC OSC (f_{IRC}) for system clock
0	1	External Main OSC (f_{XIN}) for system clock
1	0	External Sub OSC (f_{SUB}) for system clock
1	1	Phase Locked-Loop (f_{PLL}) for system clock

OSCCR (Oscillator Control Register) : C8H

7	6	5	4	3	2	1	0
–	–	IRCS2	IRCS1	IRCS0	IRCE	XCLKE	SCLKE
–	–	RW	RW	RW	RW	RW	RW

Initial value : 08H

IRCS[2:0]	Internal RC Oscillator Post-divider Selection			
	IRCS2	IRCS1	IRCS0	Description
	0	0	0	INT-RC/32 (0.5MHz)
	0	0	1	INT-RC/16 (1MHz)
	0	1	0	INT-RC/8 (2MHz)
	0	1	1	INT-RC/4 (4MHz)
	1	0	0	INT-RC/2 (8MHz)
	Other values			Not used
IRCE	Control the Operation of the Internal RC Oscillator			
	0	Enable operation of INT-RC OSC		
	1	Disable operation of INT-RC OSC		
XCLKE	Control the Operation of the External Main Oscillator			
	0	Disable operation of X-TAL		
	1	Enable operation of X-TAL		
SCLKE	Control the Operation of the External Sub Oscillator			
	0	Disable operation of SX-TAL		
	1	Enable operation of SX-TAL		

PLLCR (Phase Locked-Loop Control Register) : D6H

7	6	5	4	3	2	1	0
–	–	PLLSTA	P1DIV1	P1DIV0	P2DIV1	P2DIV0	PLLEN
–	–	R	RW	RW	RW	RW	RW

Initial value : 00H

PLLSTA	PLL Locked/Unlocked Status Bit		
0	PLL currently in unlocked state		
1	PLL currently in locked state		
P1DIV[1:0]	PLL Post 1-Divider Selection Bits (49.152MHz)		
	P1DIV1	P1DIV0	Description
	0	0	$f_{VCO}/3 = 16.384\text{MHz}$
	0	1	$f_{VCO}/4 = 12.888\text{MHz}$
	1	0	$f_{VCO}/5 = 9.8304\text{MHz}$
	1	1	$f_{VCO}/6 = 8.192\text{MHz}$
P2DIV[1:0]	PLL Post 2-Divider Data Bits		
	P2DIV1	P2DIV0	Description
	0	x	$f_{PLL} = f_{VCO}/2$
	1	0	$f_{PLL} = f_{VCO}/4$
	1	1	$f_{PLL} = f_{VCO}/8$
PLLEN	PLL Enable/Disable Control Bit		
	0	PLL Disable	
	1	PLL Enable	

11.2 Basic Interval Timer

11.2.1 Overview

The MC97F60128 has one 8-bit basic interval timer that is free-run and can't stop. Block diagram is shown in Figure 11.3. In addition, the basic interval timer generates the time base for watchdog timer counting. It also provides a basic interval timer interrupt (BITIFR).

The MC97F60128 has these basic interval timer (BIT) features:

- During Power On, BIT gives a stable clock generation time
- On exiting Stop mode, BIT gives a stable clock generation time
- As timer function, timer interrupt occurrence

11.2.2 Block Diagram




Figure 11.3 Basic Interval Timer Block Diagram

11.2.3 Register Map

Name	Address	Dir	Default	Description
BITCNT	8CH	R	00H	Basic Interval Timer Counter Register
BITCR	8BH	R/W	01H	Basic Interval Timer Control Register

Table 11-2 Basic Interval Timer Register Map

11.2.4 Basic Interval Timer Register Description

The basic interval timer register consists of basic interval timer counter register (BITCNT) and basic interval timer control register (BITCR). If BCLR bit is set to '1', BITCNT becomes '0' and then counts up. After 1 machine cycle, BCLR bit is cleared to '0' automatically.

11.2.5 Register Description for Basic Interval Timer

BITCNT (Basic Interval Timer Counter Register) : 8CH

7	6	5	4	3	2	1	0
BITCNT7	BITCNT6	BITCNT5	BITCNT4	BITCNT3	BITCNT2	BITCNT1	BITCNT0
R	R	R	R	R	R	R	R

Initial value : 00H

BITCNT[7:0] BIT Counter

BITCR (Basic Interval Timer Control Register) : 8BH

7	6	5	4	3	2	1	0
BITIFR	BITCK1	BITCK0	BITIE	BCLR	BCK2	BCK1	BCK0
RW	RW	RW	RW	RW	RW	RW	RW

Initial value : 01H

BITIFR When BIT Interrupt occurs, this bit becomes '1'. For clearing bit, write '0' to this bit. So, the flag should be cleared by software. Writing "1" has no effect.

0 BIT interrupt no generation

1 BIT interrupt generation

BITCK[1:0] Select BIT clock source

BITCK1	BITCK0	Description
0	0	fx/4096
0	1	fx/1024
1	0	fx/128
1	1	fx/16

BITIE Enable or Disable Basic Interval Timer Interrupt

0 Disable

1 Enable

BCLR If this bit is written to '1', BIT Counter is cleared to '0'

0 Free Running

1 Clear Counter

BCK[2:0] Select BIT overflow period

BCK2	BCK1	BCK0	Description
0	0	0	Bit 0 overflow (BIT Clock * 2)
0	0	1	Bit 1 overflow (BIT Clock * 4) (default)
0	1	0	Bit 2 overflow (BIT Clock * 8)
0	1	1	Bit 3 overflow (BIT Clock * 16)
1	0	0	Bit 4 overflow (BIT Clock * 32)
1	0	1	Bit 5 overflow (BIT Clock * 64)
1	1	0	Bit 6 overflow (BIT Clock * 128)
1	1	1	Bit 7 overflow (BIT Clock * 256)

11.3 Watch Dog Timer

11.3.1 Overview

The watchdog timer rapidly detects the CPU malfunction such as endless looping caused by noise or something like that and resumes the CPU to the normal state. The watchdog timer signal for malfunction detection can be used as either a CPU reset or an interrupt request. When the watchdog timer is not being used for malfunction detection, it can be used as a timer to generate an interrupt at fixed intervals. It is possible to use free running 8-bit timer mode (WDTRSON='0') or watch dog timer mode (WDTRSON='1') as setting WDTCR[6] bit. If WDTCR[5] is written to '1', WDT counter value is cleared and counts up. After 1 machine cycle, this bit is cleared to '0' automatically. The watchdog timer consists of 8-bit binary counter and the watchdog timer data register. When the value of 8-bit binary counter is equal to the 8 bits of WDCNT, the interrupt request flag is generated. This can be used as Watchdog timer interrupt or reset of CPU in accordance with the bit WDTRSON.

The input clock source of watch dog timer is the BIT overflow. The interval of watchdog timer interrupt is decided by BIT overflow period and WDTDR set value. The equation can be described as

$$\text{WDT Interrupt Interval} = (\text{BIT Interrupt Interval}) \times (\text{WDTDR Value} + 1)$$

11.3.2 WDT Interrupt Timing Waveform




Figure 11.4 Watch Dog Timer Interrupt Timing Waveform

11.3.3 Block Diagram




Figure 11.5 Watch Dog Timer Block Diagram

11.3.4 Register Map

Name	Address	Dir	Default	Description
WDCNT	8EH	R	00H	Watch Dog Timer Counter Register
WDTDR	8EH	W	FFH	Watch Dog Timer Data Register
WDTCR	8DH	R/W	00H	Watch Dog Timer Control Register

Table 11-3 Watch Dog Timer Register Map

11.3.5 Watch Dog Timer Register Description

The watch dog timer register consists of watch dog timer counter register (WDCNT), watch dog timer data register (WDTDR) and watch dog timer control register (WDTCR).

11.3.6 Register Description for Watch Dog Timer

WDTCNT (Watch Dog Timer Counter Register: Read Case) : 8EH

7	6	5	4	3	2	1	0
WDTCNT7	WDTCNT6	WDTCNT5	WDTCNT4	WDTCNT3	WDTCNT2	WDTCNT1	WDTCNT0
R	R	R	R	R	R	R	R

Initial value : 00H

WDTCNT[7:0] WDT Counter

WDTDR (Watch Dog Timer Data Register: Write Case) : 8EH

7	6	5	4	3	2	1	0
WDTDR7	WDTDR6	WDTDR5	WDTDR4	WDTDR3	WDTDR2	WDTDR1	WDTDR0
W	W	W	W	W	W	W	W

Initial value : FFH

WDTDR[7:0] Set a period
 WDT Interrupt Interval=(BIT Interrupt Interval) x(WDTDR Value+1)

NOTE)

1. Do not write "0" in the WDTDR register.

WDTCR (Watch Dog Timer Control Register) : 8DH

7	6	5	4	3	2	1	0
WDTEN	WDRSON	WDTCL	WDTIE	–	–	WDTCK	WDTIFR
RW	RW	RW	RW	–	–	RW	RW

Initial value : 00H

WDTEN Control WDT Operation
 0 Disable
 1 Enable

WDRSON Control WDT RESET Operation
 0 Free Running 8-bit timer
 1 Watch Dog Timer RESET ON

WDTIE Enable or Disable Watch Dog Timer Interrupt
 0 Disable
 1 Enable

WDTCL Clear WDT Counter
 0 Free Run
 1 Clear WDT Counter (auto clear after 1 Cycle)

WDTCK Control WDT Clock Selection Bit
 0 BIT overflow for WDT clock (WDTRC disable)
 1 WDTRC for WDT clock (WDTRC enable)

WDTIFR When WDT Interrupt occurs, this bit becomes '1'. For clearing bit, write '0' to this bit. So, the flag should be cleared by software. Writing "1" has no effect.
 0 WDT Interrupt no generation
 1 WDT Interrupt generation

11.4 Watch Timer

11.4.1 Overview

The watch timer has the function for RTC (Real Time Clock) operation. It is generally used for RTC design. The internal structure of the watch timer consists of the clock source select circuit, timer counter circuit, output select circuit and watch timer control register. To operate the watch timer, determine the input clock source, output interval and set WTEN to '1' in watch timer control register (WTCR). It is able to execute simultaneously or individually. To stop or reset WT, clear the WTEN bit in WTCR register. Even if CPU is STOP mode, sub clock is able to be so alive that WT can continue the operation. The watch timer counter circuits may be composed of 21-bit counter which contains low 14-bit with binary counter and high 7-bit counter in order to raise resolution. In WTDR, it can control WT clear and set interval value at write time and it can read 7-bit WT counter value at read time.

The watch timer supplies the clock frequency for the LCD driver (f_{LCD}). Therefore, if the watch timer is disabled, the LCD driver controller does not operate.

11.4.2 Block Diagram




Figure 11.6 Watch Timer Block Diagram

11.4.3 Register Map

Name	Address	Dir	Default	Description
WTCNT	89H	R	00H	Watch Timer Counter Register
WTDR	89H	W	7FH	Watch Timer Data Register
WTCR	8FH	R/W	00H	Watch Timer Control Register

Table 11-4 Watch Timer Register Map

11.4.4 Watch Timer Register Description

The watch timer register consists of watch timer counter register (WTCNT), watch timer data register (WTDR) and watch timer control register (WTCR). As WTCR is 7-bit writable/readable register, WTCR can control the clock source (WTCK[1:0]), interrupt interval (WTIN[1:0]) and function enable/disable (WTEN). Also there is WT interrupt flag bit (WTIFR).

11.4.5 Register Description for Watch Timer

WTCNT (Watch Timer Counter Register: Read Case) : 89H

7	6	5	4	3	2	1	0
–	WTCNT6	WTCNT5	WTCNT4	WTCNT3	WTCNT2	WTCNT1	WTCNT0
–	R	R	R	R	R	R	R

Initial value : 00H

WTCNT[6:0] WT Counter

WTDR (Watch Timer Data Register: Write Case) : 89H

7	6	5	4	3	2	1	0
WTCL	WTDR6	WTDR5	WTDR4	WTDR3	WTDR2	WTDR1	WTDR0
RW	W	W	W	W	W	W	W

Initial value : 7FH

WTCL Clear WT Counter
 0 Free Run
 1 Clear WT Counter (auto clear after 1 Cycle)
 WTDR[6:0] Set WT period
 WT Interrupt Interval= $fwck / (2^{14} \times (7\text{bit WTDR Value} + 1))$

NOTE)

- Do not write "0" in the WTDR register.

WTCR (Watch Timer Control Register) : 8FH

7	6	5	4	3	2	1	0
WTEN	–	WTIE	WTIFR	WTIN1	WTIN0	WTCK1	WTCK0
RW	–	RW	RW	RW	RW	RW	RW

Initial value : 00H

WTEN	Control Watch Timer		
	0	Disable	
	1	Enable	
WTIE	Enable or Disable Watch Timer Interrupt		
	0	Disable	
	1	Enable	
WTIFR	When WT Interrupt occurs, this bit becomes '1'. The flag is cleared only by writing a '0' to the bit. So, the flag should be cleared by software. Writing "1" has no effect.		
	0	WT Interrupt no generation	
	1	WT Interrupt generation	
WTIN[1:0]	Determine interrupt interval		
	WTIN1	WTIN0	Description
	0	0	$f_{WCK}/2^7$
	0	1	$f_{WCK}/2^{13}$
	1	0	$f_{WCK}/2^{14}$
	1	1	$f_{WCK}/(2^{14} \times (7\text{bit WTDR Value}+1))$
WTCK[1:0]	Determine Source Clock		
	WTCK1	WTCK0	Description
	0	0	f_{SUB}
	0	1	$f_X/256$
	1	0	$f_X/128$
	1	1	$f_X/64$

NOTE)

1. f_X – System clock frequency (Where $f_X= 4.19\text{MHz}$)
2. f_{SUB} – Sub clock oscillator frequency (32.768kHz)
3. f_{WCK} – Selected Watch timer clock
4. f_{LCD} – LCD frequency (Where $f_X= 4.19\text{MHz}$, $WTCK[1:0]='10'$; $f_{LCD}= 1024\text{Hz}$)

11.5 Timer 0/1/2

11.5.1 Overview

The 8-bit timer 0/1/2 consists of multiplexer, timer 0/1/2 counter register, timer 0/1/2 data register, timer 0/1/2 capture data register and timer 0/1/2 control register (TnCNT, TnDR, TnCDR, TnCR).

It has three operating modes:

- 8-bit timer/counter mode
- 8-bit PWM output mode
- 8-bit capture mode

The timer/counter 0/1/2 can be clocked by an internal or an external clock source (ECn). The clock source is selected by clock selection logic which is controlled by the clock selection bits (TnCK[2:0]).

- TIMER 0/1/2 clock source: $f_x/2$, 4, 8, 32, 128, 512, 2048 and ECn

In the capture mode, by EINT1n, the data is captured into input capture data register (TnCDR). In timer/counter mode, whenever counter value is equal to TnDR, TnO port toggles. Also the timer 0/1/2 outputs PWM waveform through PWMnO port in the PWM mode.

TnEN	TnMS[1:0]	TnCK[2:0]	Timer n
1	00	XXX	8 Bit Timer/Counter Mode
1	01	XXX	8 Bit PWM Mode
1	1X	XXX	8 Bit Capture Mode

Table 11-5 Timer 0/1/2 Operating Modes

11.5.2 8-Bit Timer/Counter Mode

The 8-bit timer/counter mode is selected by control register as shown in Figure 11.7.

The 8-bit timer have counter and data register. The counter register is increased by internal or external clock input. Timer 0/1/2 can use the input clock with one of 2, 4, 8, 32, 128, 512 and 2048 prescaler division rates (TnCK[2:0]). When the value of TnCNT and TnDR is identical in timer 0/1/2, a match signal is generated and the interrupt of Timer n occurs. TnCNT value is automatically cleared by match signal. It can be also cleared by software (TnCC).

The external clock (ECn) counts up the timer at the rising edge. If the ECn is selected as a clock source by TnCK[2:0], EC0/EC1/EC2 port should be set to the input port by P40IO/P41IO/P42IO bit.




Figure 11.7 8-Bit Timer/Counter Mode for Timer 0/1/2 (Where n = 0, 1 and 2)




Figure 11.8 8-Bit Timer/Counter 0/1/2 Example (Where n = 0, 1 and 2)

11.5.3 8-Bit PWM Mode

The timer 0/1/2 has a high speed PWM (Pulse Width Modulation) function. In PWM mode, TnO/PWMnO pin outputs up to 8-bit resolution PWM output. This pin should be configured as a PWM output by setting the T0O/PWM0O, T1O/PWM1O and T2O/PWM2O function by P4FSRL[4:3], P4FSRH[1:0] and P4FSRH[3:2] bits. In the 8-bit timer/counter mode, a match signal is generated when the counter value is identical to the value of TnDR. When the value of TnCNT and TnDR is identical in timer n, a match signal is generated and the interrupt of timer 0/1/2 occurs. In PWM mode, the match signal does not clear the counter. Instead, it runs continuously, overflowing at “FFH” and then continues incrementing from “00H”. The timer 0/1/2 overflow interrupt is generated whenever a counter overflow occurs. TnCNT value is cleared by software (TnCC) bit.




Figure 11.9 8-Bit PWM Mode for Timer 0/1/2 (Where n = 0, 1 and 2)




Figure 11.10 PWM Output Waveforms in PWM Mode for Timer 0/1/2 (Where n = 0, 1 and 2)

11.5.4 8-Bit Capture Mode

The timer 0/1/2 capture mode is set by TnMS[1:0] as '1x'. The clock source can use the internal/external clock. Basically, it has the same function as the 8-bit timer/counter mode and the interrupt occurs when TnCNT is equal to TnDR. TnCNT value is automatically cleared by match signal and it can be also cleared by software (TnCC).

This timer interrupt in capture mode is very useful when the pulse width of captured signal is wider than the maximum period of timer.

The capture result is loaded into TnCDR. In the timer n capture mode, timer n output (TnO) waveform is not available. According to EIPOL2H/L registers setting, the external interrupt EINT1n function is chosen. Of course, the EINT1n pin must be set to an input port.

TnCDR and TnDR are in the same address. In the capture mode, reading operation reads TnCDR, not TnDR and writing operation will update TnDR.




Figure 11.11 8-Bit Capture Mode for Timer 0/1/2 (Where n = 0, 1 and 2)




Figure 11.12 Input Capture Mode Operation for Timer 0/1/2 (Where n = 0, 1 and 2)




Figure 11.13 Express Timer Overflow in Capture Mode (Where n = 0, 1 and 2)

11.5.5 Block Diagram




Figure 11.14 8-Bit Timer 0/1/2 Block Diagram (Where n = 0, 1 and 2)

11.5.6 Register Map

Name	Address	Dir	Default	Description
TnCR	D2H/DAH/DDH	R/W	00H	Timer n Control Register
TnCNT	D3H/DBH/DEH	R	00H	Timer n Counter Register
TnDR	D4H/DCH/DFH	R/W	FFH	Timer n Data Register
TnCDR	D4H/DCH/DFH	R	00H	Timer n Capture Data Register
TINTCR	4004H (XSFR)	R/W	00H	Timer Interrupt Control Register
TIFLAG	D5H	R/W	00H	Timer Interrupt Flag Register

Table 11-6 Timer 0/1/2 Register Map

11.5.7 Timer/Counter 0/1/2 Register Description

The timer/counter 0/1/2 register consists of timer 0/1/2 counter register (TnCNT), timer 0/1/2 data register (TnDR), timer 0/1/2 capture data register (TnCDR), timer 0/1/2 control register (TnCR), timer interrupt control register(TINTCR) and timer interrupt flag register(TIFLAG).

11.5.8 Register Description for Timer/Counter 0/1/2

TnCNT (Timer n Counter Register) : D3H/DBH/DEH, Where n = 0, 1 and 2

7	6	5	4	3	2	1	0
TnCNT7	TnCNT6	TnCNT5	TnCNT4	TnCNT3	TnCNT2	TnCNT1	TnCNT0
R	R	R	R	R	R	R	R

Initial value : 00H

TnCNT[7:0] Tn Counter

TnDR (Timer n Data Register : Write only when it is capture mode) : D4H/DCH/DFH, Where n = 0, 1 and 2

7	6	5	4	3	2	1	0
TnDR7	TnDR6	TnDR5	TnDR4	TnDR3	TnDR2	TnDR1	TnDR0
RW	RW	RW	RW	RW	RW	RW	RW

Initial value : FFH

TnDR[7:0] Tn Data

TnCDR (Timer n Capture Data Register : Capture mode only) : D4H/DCH/DFH, Where n = 0, 1 and 2

7	6	5	4	3	2	1	0
TnCDR7	TnCDR6	TnCDR5	TnCDR4	TnCDR3	TnCDR2	TnCDR1	TnCDR0
R	R	R	R	R	R	R	R

Initial value : 00H

TnCDR[7:0] Tn Capture Data

TnCR (Timer n Control Register) : D2H/DAH/DDH, Where n = 0, 1 and 2

7	6	5	4	3	2	1	0
TnEN	–	TnMS1	TnMS0	TnCK2	TnCK1	TnCK0	TnCC
RW	–	RW	RW	RW	RW	RW	RW

Initial value : 00H

TnEN Control Timer n
 0 Timer n disable
 1 Timer n enable

TnMS[1:0] Control Timer n Operation Mode
 TnMS1 TnMS0 Description
 0 0 Timer/counter mode (TnO: toggle at match)
 0 1 PWM mode (The overflow interrupt can occur)
 1 x Capture mode (The match interrupt can occur)

TnCK[2:0] Select Timer n clock source. fx is a system clock frequency
 TnCK2 TnCK1 TnCK0 Description
 0 0 0 fx/2
 0 0 1 fx/4
 0 1 0 fx/8
 0 1 1 fx/32
 1 0 0 fx/128
 1 0 1 fx/512
 1 1 0 fx/2048
 1 1 1 External Clock (ECn)

TnCC Clear timer n Counter
 0 No effect
 1 Clear the Timer n counter (When write, automatically cleared “0” after being cleared counter)

TINTCR(Timer Interrupt Control Register) : 4004H (XSFR)

7	6	5	4	3	2	1	0
–	–	T2MIE	T1MIE	T0MIE	T2OVIE	T1OVIE	T0OVIE
–	–	RW	RW	RW	RW	RW	RW

Initial value : 00H

T2MIE	Enable or Disable Timer 2 Match Interrupt
0	Disable
1	Enable
T1MIE	Enable or Disable Timer 1 Match Interrupt
0	Disable
1	Enable
T0MIE	Enable or Disable Timer 0 Match Interrupt
0	Disable
1	Enable
T2OVIE	Enable or Disable Timer 2 Overflow Interrupt
0	Disable
1	Enable
T1OVIE	Enable or Disable Timer 1 Overflow Interrupt
0	Disable
1	Enable
T0OVIE	Enable or Disable Timer 0 Overflow Interrupt
0	Disable
1	Enable

TIFLAG(Timer Interrupt Flag Register) : D5H

7	6	5	4	3	2	1	0
–	–	T2OVIFR	T2IFR	T1OVIFR	T1IFR	T0OVIFR	T0IFR
–	–	RW	RW	RW	RW	RW	RW

Initial value : 00H

- T2OVIFR** When T2 overflow interrupt occurs, this bit becomes '1'. The flag is cleared only by writing a '0' to the bit. So, the flag should be cleared by software. Writing '1' has no effect.

 - 0 T2 overflow interrupt no generation
 - 1 T2 overflow interrupt generation
- T2IFR** When T2 match interrupt occurs, this bit becomes '1'. The flag is cleared only by writing a '0' to the bit. So, the flag should be cleared by software. Writing '1' has no effect.

 - 0 T2 interrupt no generation
 - 1 T2 interrupt generation
- T1OVIFR** When T1 overflow interrupt occurs, this bit becomes '1'. The flag is cleared only by writing a '0' to the bit. So, the flag should be cleared by software. Writing '1' has no effect.

 - 0 T1 overflow interrupt no generation
 - 1 T1 overflow interrupt generation
- T1IFR** When T1 match interrupt occurs, this bit becomes '1'. The flag is cleared only by writing a '0' to the bit. So, the flag should be cleared by software. Writing '1' has no effect.

 - 0 T1 interrupt no generation
 - 1 T1 interrupt generation
- T0OVIFR** When T0 overflow interrupt occurs, this bit becomes '1'. The flag is cleared only by writing a '0' to the bit. So, the flag should be cleared by software. Writing '1' has no effect.

 - 0 T0 overflow interrupt no generation
 - 1 T0 overflow interrupt generation
- T0IFR** When T0 match interrupt occurs, this bit becomes '1'. The flag is cleared only by writing a '0' to the bit. So, the flag should be cleared by software. Writing '1' has no effect.

 - 0 T0 interrupt no generation
 - 1 T0 interrupt generation

11.6 Timer 3/4/5/6

11.6.1 Overview

The 16-bit timer 3/4/5/6 consists of multiplexer, timer 3/4/5/6 A data register high/low, timer 3/4/5/6 B data register high/low and timer 3/4/5/6 control register high/low (TnADRH, TnADRL, TnBDRH, TnBDRL, TnCRH, TnCRL).

It has four operating modes:

- 16-bit timer/counter mode
- 16-bit capture mode
- 16-bit PPG output mode (one-shot mode)
- 16-bit PPG output mode (repeat mode)

The timer/counter 3/4/5/6 can be clocked by an internal or an external clock source (ECn). The clock source is selected by clock selection logic which is controlled by the clock selection bits (TnCK[2:0]).

- TIMER 3/4/5/6 clock source: $f_x/1, 2, 4, 8, 32, 128, 512$ and ECn

In the capture mode, by EINT1n, the data is captured into input capture data register (TnBDRH/TnBDRL). Timer 3/4/5/6 outputs the comparison result between counter and data register through TnO port in timer/counter mode. Also Timer 3/4/5/6 outputs PWM wave form through PWMnO port in the PPG mode.

TnEN	TnMS[1:0]	TnCK[2:0]	Timer n
1	00	XXX	16 Bit Timer/Counter Mode
1	01	XXX	16 Bit Capture Mode
1	10	XXX	16 Bit PPG Mode (one-shot mode)
1	11	XXX	16 Bit PPG Mode (repeat mode)

Table 11-7 Timer 3/4/5/6 Operating Modes

11.6.2 16-Bit Timer/Counter Mode

The 16-bit timer/counter mode is selected by control register as shown in Figure 11.15.

The 16-bit timer have counter and data register. The counter register is increased by internal or external clock input. Timer 3/4/5/6 can use the input clock with one of 1, 2, 4, 8, 32, 128 and 512 prescaler division rates (TnCK[2:0]). When the value of TnCNTH, TnCNTL and the value of TnADRH, TnADRL are identical in Timer 3/4/5/6 respectively, a match signal is generated and the interrupt of Timer 3/4/5/6 occurs. The TnCNTH, TnCNTL value is automatically cleared by match signal. It can be also cleared by software (TnCC).

The external clock (ECn) counts up the timer at the rising edge. If the ECn is selected as a clock source by TnCK[2:0], EC3/EC4/EC5/EC6 port should be set to the input port by P26IO/P27IO/P14IO/P15IO bit.




Figure 11.15 16-Bit Timer/Counter Mode for Timer 3/4/5/6 (where n = 3,4,5 and 6)




Figure 11.16 16-Bit Timer/Counter 3/4/5/6 Example (where n = 3,4,5 and 6)

11.6.3 16-Bit Capture Mode

The 16-bit Timer 3/4/5/6 capture mode is set by TnMS[1:0] as '01'. The clock source can use the internal/external clock. Basically, it has the same function as the 16-bit timer/counter mode and the interrupt occurs when TnCNTH/TnCNTL is equal to TnADRH/TnADRL. The TnCNTH, TnCNTL values are automatically cleared by match signal. It can be also cleared by software (TnCC).

This timer interrupt in capture mode is very useful when the pulse width of captured signal is wider than the maximum period of timer.

The capture result is loaded into TnBDRH/TnBDRL.

According to EIPOL2L/H registers setting, the external interrupt EINT1n function is chosen. Of course, the EINT1n pin must be set as an input port.




Figure 11.17 16-Bit Capture Mode for Timer 3/4/5/6 (where n = 3,4,5 and 6)




Figure 11.18 Input Capture Mode Operation for Timer 3/4/5/6 (where n = 3,4,5 and 6)




Figure 11.19 Express Timer Overflow in Capture Mode (where n = 3,4,5 and 6)

11.6.4 16-Bit PPG Mode

The Timer 3/4/5/6 has a PPG (Programmable Pulse Generation) function. In PPG mode, T3O/PWM3O, T4O/PWM4O, T5O/PWM5O and T6O/PWM6O pin outputs up to 16-bit resolution PWM output. This pin should be configured as a PWM output by setting P1FSR[1:0] to '01', P1FSR[2] to '1', P1FSR[3] to '1' and P1FSR[4] to '1'. The period of the PWM output is determined by the TnADRH/TnADRL. And the duty of the PWM output is determined by the TnBDRH/TnBDRL.




Figure 11.20 16-Bit PPG Mode for Timer 3/4/5/6 (where n = 3,4,5 and 6)




Figure 11.21 16-Bit PPG Mode Timing chart for Timer 3/4/5/6 (where n = 3,4,5 and 6)

11.6.5 Block Diagram




Figure 11.22 16-Bit Timer 3/4/5/6 Block Diagram (where n = 3,4,5 and 6)

11.6.6 Register Map

Name	Address	Dir	Default	Description
TnCRH	E3H/4079H/4081H/4089H	R/W	00H	Timer n Control High Register
TnCRL	E2H/4078H/4080H/4088H	R/W	00H	Timer n Control Low Register
TnADRH	E5H/407BH/4083H/408BH	R/W	FFH	Timer n A Data High Register
TnADRL	E4H/407AH/4082H/408AH	R/W	FFH	Timer n A Data Low Register
TnBDRH	E7H/407DH/4085H/408DH	R/W	FFH	Timer n B Data High Register
TnBDRL	E6H/407CH/4084H/408CH	R/W	FFH	Timer n B Data Low Register

Table 11-8 Timer 3/4/5/6 Register Map (where n = 3,4,5 and 6)

11.6.7 Timer/Counter 3/4/5/6 Register Description

The timer/counter 3/4/5/6 register consists of Timer 3/4/5/6 A data high register (TnADRH), Timer 3/4/5/6 A data low register (TnADRL), Timer 3/4/5/6 B data high register (TnBDRH), Timer 3/4/5/6 B data low register (TnBDRL), Timer 3/4/5/6 control High register (TnCRH) and Timer 3/4/5/6 control low register (TnCRL).

11.6.8 Register Description for Timer/Counter 3/4/5/6

TnADRH (Timer n A data High Register) : E5H/407BH/4083H/408BH (where n = 3,4,5 and 6)

7	6	5	4	3	2	1	0
TnADRH7	TnADRH6	TnADRH5	TnADRH4	TnADRH3	TnADRH2	TnADRH1	TnADRH0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Initial value : FFH

TnADRH[7:0] Tn A Data High Byte

TnADRL (Timer n A Data Low Register) : E4H/407AH/4082H/408AH (where n = 3,4,5 and 6)

7	6	5	4	3	2	1	0
TnADRL7	TnADRL6	TnADRL5	TnADRL4	TnADRL3	TnADRL2	TnADRL1	TnADRL0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Initial value : FFH

TnADRL[7:0] Tn A Data Low Byte

NOTE)

1. Do not write "0000H" in the TnADRH/TnADRL register when PPG mode

TnBDRH (Timer n B Data High Register) : E7H/407DH/4085H/408DH (where n = 3,4,5 and 6)

7	6	5	4	3	2	1	0
TnBDRH7	TnBDRH6	TnBDRH5	TnBDRH4	TnBDRH3	TnBDRH2	TnBDRH1	TnBDRH0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Initial value : FFH

TnBDRH[7:0] Tn B Data High Byte

TnBDRL (Timer n B Data Low Register) : E6H/407CH/4084H/408CH (where n = 3,4,5 and 6)

7	6	5	4	3	2	1	0
TnBDRL7	TnBDRL6	TnBDRL5	TnBDRL4	TnBDRL3	TnBDRL2	TnBDRL1	TnBDRL0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Initial value : FFH

TnBDRL[7:0] Tn B Data Low Byte

TnCRH (Timer n Control High Register) : E3H/4079H/4081H/4089H (where n = 3,4,5 and 6)

7	6	5	4	3	2	1	0
TnEN	TnMIE	TnMS1	TnMS0	–	–	–	TnCC
RW	RW	R/W	RW	–	–	–	RW

Initial value : 00H

TnEN	Control Timer n	
	0	Timer n disable
	1	Timer n enable (Counter clear and start)
TnMIE	Enable or Disable Timer n Match Interrupt	
	0	Disable
	1	Enable
TnMS[1:0]	Control Timer n Operation Mode	
	TnMS1	TnMS0 Description
	0	0 Timer/counter mode (TnO: toggle at A match)
	0	1 Capture mode (The A match interrupt can occur)
	1	0 PPG one-shot mode (PWMnO)
	1	1 PPG repeat mode (PWMnO)
TnCC	Clear Timer n Counter	
	0	No effect
	1	Clear the Timer n counter (When write, automatically cleared "0" after being cleared counter)

NOTE)

1. Refer to the external interrupt flag 1 register (EIFLAG1) for the T6/T5/T4/T3 interrupt flags.

TnCRL (Timer n Control Low Register) : E2H/4078H/4080H/4088H (where n = 3,4,5 and 6)

7	6	5	4	3	2	1	0
TnCK2	TnCK1	TnCK0	–	–	TnPOL	TnECE	TnCNTR
R/W	R/W	R/W	–	–	R/W	R/W	R/W

Initial value : 00H

TnCK[2:0] Select Timer n clock source. fx is main system clock frequency

TnCK2	TnCK1	TnCK0	Description
0	0	0	fx/512
0	0	1	fx/128
0	1	0	fx/32
0	1	1	fx/8
1	0	0	fx/4
1	0	1	fx/2
1	1	0	fx/1
1	1	1	External clock (ECn)

TnPOL TnO/PWMnO Polarity Selection

0 Start High (TnO/PWMnO is low level at disable)

1 Start Low (TnO/PWMnO is high level at disable)

TnECE Timer n External Clock Edge Selection

0 External clock falling edge

1 External clock rising edge

TnCNTR Timer n Counter Read Control

0 No effect

1 Load the counter value to the B data register (When write, automatically cleared "0" after being loaded)

NOTE)

- Do not set to "110b" in the TnCK[2:0], when fx is over 10MHz.

11.7 Timer 7/8

11.7.1 Overview

Timer 7 and timer 8 can be used either two 8-bit timer/counter or one 16-bit timer/counter with combine them. Each 8-bit timer/event counter module has multiplexer, comparator, 8-bit timer data register, 8-bit counter register, control register and capture data register (T7CNT, T7DR, T7CAPR, T7CR, T8CNT, T8DR, T8CAPR, T8CR). For PWM, it has PWM register (T8PPRL, T8PPRH, T8ADRL, T8ADRH, T8BDRL, T8BDRH, T8CDRL, T8CDRH, T8DLYA, T8DLYB, T8DLYC).

It has five operating modes:

- 8-bit timer/counter mode
- 8-bit capture mode
- 16-bit timer/counter mode
- 16-bit capture mode
- 10-bit PWM mode

The timer/counter 7 and 8 can be clocked by an internal or an external clock source (EC7). The clock source is selected by clock selection logic which is controlled by the clock selection bits (T7CK[2:0], T8CK[3:0]). Also the timer/counter 8 can use more clock sources than timer/counter 7.

- TIMER 7 clock source: $f_x/2$, 4, 8, 32, 128, 512, 2048 and EC7
- TIMER 8 clock source: $f_x/1$, 2, 4, 8, 16, 32, 64, 128, 256, 512, 1024, 2048, 4096, 8192, 16384 and T7 clock

In the capture mode, by EINT17/EINT18, the data is captured into input capture data register (T7CAPR, T8CAPR).

In 8-bit timer/counter 7/8 mode, whenever counter value is equal to T7DR/T8DR, T7O/T8O port toggles. Also In 16-bit timer/counter 7 mode,

The timer 7 outputs the comparison result between counter and data register through T7O port. The PWM wave form to PWMAA, PWMAB, PWMBA, PWMBB, PWMCA, PWMCB Port (6-channel) in the PWM mode.

16BIT	T7MS	T8MS	PWM8E	T7CK[2:0]	T7CK[3:0]	Timer 7	Timer 8
0	0	0	0	XXX	XXXX	8 Bit Timer/Counter Mode	8 Bit Timer/Counter Mode
0	1	1	0	XXX	XXXX	8 Bit Capture Mode	8 Bit Capture Mode
1	0	0	0	XXX	XXXX	16 Bit Timer/Counter Mode	
1	1	1	0	XXX	XXXX	16 Bit Capture Mode	
0	X	X	1	XXX	XXXX	10 Bit PWM Mode	

Table 11-9 Timer 7/8 Operating Modes

11.7.2 8-Bit Timer/Counter 7/8 Mode

The 8-bit timer/counter mode is selected by control register as shown in Figure 11.23.

The two 8-bit timers have each counter and data register. The counter register is increased by internal or external clock input. Timer 7 can use the input clock with one of 2, 4, 8, 32, 128, 512, 2048 and EC7 prescaler division rates (T7CK[2:0]). Timer 8 can use the input clock with one of 1, 2, 4, 8, 16, 32, 64, 128, 256, 512, 1024, 2048, 4096, 8192, 16384 and timer 7 clock prescaler division rates (T8CK[3:0]). When the value of T7CNT, T8CNT and T7DR, T8DR are respectively identical in Timer 7/8, the interrupt Timer 7/8 occurs.

The external clock (EC7) counts up the timer at the rising edge. If the EC7 is selected as a clock source by T7CK[2:0], EC7 port should be set to the input port by P63IO bit. Timer 8 can't use the external EC7 clock.




Figure 11.23 8-Bit Timer/Counter Mode for Timer 7/8

11.7.3 16-Bit Timer/Counter 7 Mode

The 16-bit timer/counter mode is selected by control register as shown in Figure 11.24.

The 16-bit timer have counter and data register. The counter register is increased by internal or external clock input.

Timer 7 can use the input clock with one of 2, 4, 8, 32, 128, 512 and 2048 prescaler division rates (T7CK[2:0]).

A 16-bit timer/counter register T7CNT, T8CNT are incremented from 0000H to FFFFH until it matches T7DR, T8DR and then cleared to 0000H. The match signal output generates the Timer 7 Interrupt (No timer 8 interrupt). The clock source is selected from T7CK[2:0] and 16BIT bit must be set to '1'. Timer 7 is LSB 8-bit, the timer 8 is MSB 8-bit.

The external clock (EC7) counts up the timer at the rising edge. If the EC7 is selected as a clock source by T7CK[2:0], EC7 port should be set to the input port by P63IO bit.




Figure 11.24 16-Bit Timer/Counter Mode for Timer 7

11.7.4 8-Bit Timer 7/8 Capture Mode

The 8-bit Capture 7 and 8 mode is selected by control register as shown in Figure 11.25.

The timer 7/8 capture mode is set by T7MS, T8MS as '1'. The clock source can use the internal/external clock. Basically, it has the same function as the 8-bit timer/counter mode and the interrupt occurs when T7CNT, T8CNT is equal to T7DR, T8DR. The T7CNT, T8CNT value is automatically cleared by match signal.

This timer interrupt in capture mode is very useful when the pulse width of captured signal is wider than the maximum period of timer.

The capture result is loaded into T7CAPR, T8CAPR. In the timer 7/8 capture mode, timer 7/8 output (T7O, T8O) waveform is not available.

According to the EIPOL2H/EIPOL1 register setting, the external interrupt EINT17 and EINT18 function is chose. Of course, the EINT17 and EINT18 pins must be set to an input port.

The T7CAPR and T7DR are in the same address. In the capture mode, reading operation reads T7CAPR, not T7DR and writing operation will update T7DR. The T8CAPR has the same function.




Figure 11.25 8-Bit Capture Mode for Timer 7/8

11.7.5 16-Bit Timer 7 Capture Mode

The 16-bit Capture mode is selected by control register as shown in Figure 11.26.

The 16-bit capture mode is the same operation as 8-bit capture mode, except that the timer register uses 16 bits. The 16-bit timer 7 capture mode is set by T7MS, T8MS as '1'. The clock source is selected from T7CK[2:0] and 16BIT bit must be set to '1'. Timer 7 is LSB 8-bit, the timer 8 is MSB 8-bit.




Figure 11.26 16-Bit Capture Mode for Timer 7

11.7.6 10-Bit Timer 8 PWM Mode

The timer 8 has a high speed PWM (Pulse Width Modulation) function. In PWM mode, the 6-channel pins output up to 10-bit resolution PWM output. This pin should be configured as a PWM output by set PWM8E to '1'. When the value of 2bit +T8CNT and T8PPRH/L are identical in timer 8, a period match signal is generated and the interrupt of timer 8 occurs. In 10-bit PWM mode, A, B, C, bottom(underflow) match signal are generated when the 10-bit counter value are identical to the value of T8xDRH/L. The period of the PWM output is determined by the T8PPRH/L (PWM period register), T8xDRH/L (each channel PWM duty register).

$$\text{PWM Period} = [T8PPRH/T8PPRL] \times \text{Source Clock}$$

$$\text{PWM Duty(A-ch)} = [T8ADRH/T8ADRL] \times \text{Source Clock}$$

Resolution	Frequency		
	T8CK[3:0]=0001 (250ns)	T8CK[3:0]=0010 (500ns)	T8CK[3:0]=0100 (2us)
10 Bit	3.9kHz	1.95kHz	0.49kHz
9 Bit	7.8kHz	3.9kHz	0.98kHz
8 Bit	15.6kHz	7.8kHz	1.95kHz
7 Bit	31.2kHz	15.6kHz	3.91kHz


Table 11-10 PWM Frequency vs. Resolution at 8 MHz

The POLxA bit of T8PCR3 register decides the polarity of duty cycle. If the duty value is set same to the period value, the PWM output is determined by the bit POLxA (1: High, 0: Low). And if the duty value is set to "00H", the PWM output is determined by the bit POLxA (1: Low, 0: High).

PHLT:PxxOE	POLxA	POLBO	POLxB	PWM8xA Pin Output	PWM8xB Pin Output	
0x, x0, 00	0	0	0	Low-level	Low-level	
			1	Low-level	High-level	
		1	x	Low-level	Low-level	
	1	0	0	0	High-level	High-level
				1	High-level	Low-level
		1	x	High-level	High-level	
11	0	x	0	Positive-phase	Positive-Phase	
			1	Positive-phase	Negative-Phase	
	1	x	0	Negative-Phase	Negative-Phase	
			1	Negative-Phase	Positive-phase	

Table 11-11 PWM Channel Polarity

T8CR	16BIT	T8MS	T8CN	T8ST	T8CK3	T8CK2	T8CK1	T8CK0	ADDRESS:4092H (XSFR)
	0	X	X	X	X	X	X	X	INITIAL VALUE : 0000_0000B
T8PCR1	PWM8E	ESYNC	BMOD	PHLT	UPDT	UALL	NOPS1	NOPS0	ADDRESS:4093H (XSFR)
	1	X	X	X	X	X	X	X	INITIAL VALUE : 0000_0000B
T8PCR2	FORCA	-	PAAOE	PABOE	PBAOE	PBBOE	PCAOE	PCBOE	ADDRESS:4094H (XSFR)
	0	-	X	X	X	X	X	X	INITIAL VALUE : 0000_0000B
T8PCR3	HZCLR	POLBO	POLAA	POLAB	POLBA	POLBB	POLCA	POLCB	ADDRESS:4095H (XSFR)
	X	X	X	X	X	X	X	X	INITIAL VALUE : 0000_0000B



NOTE)

1. Do not set to "1111b" in the T8CK[3:0], when two 8-bit timer 7/8 modes.
2. Do not set to "0000b" in the T8CK[3:0], when fx is over 10MHz.

Figure 11.27 10-Bit PWM Mode (Force 6-ch)




Figure 11.28 10-Bit PWM Mode (Force All-ch)




Figure 11.29 Example of PWM at 4 MHz




Figure 11.30 Example of Changing the Period in Absolute Duty Cycle at 4 MHz

Update period & duty register value at once

The period and duty of PWM comes to move from temporary registers to T8PPRH/L (PWM Period Register) and T8ADRH/L, T8BDRH/L, T8CDRH/L (PWM Duty Register) when always period match occurs. If you want that the period and duty is immediately changed, the UPDT bit in the T8PCR1 register must set to '1'. It should be noted that it needs the 3 cycle of timer clock for data transfer in the internal clock synchronization circuit. So the update data is written before 3 cycle of timer clock to get the right output waveform.

Phase correction & Frequency correction

On operating PWM, it is possible that it is changed the phase and the frequency by using BMOD bit (back-to-back mode) in T8PCR1 register. (Figure 11.31, Figure 11.32, Figure 11.33 referred)

In the back-to-back mode, the counter of PWM repeats up/down count. In fact, the effective duty and period becomes twofold of the register set values. (Figure 11.32, Figure 11.33 referred)




Figure 11.31 Example of PWM Output Waveform




Figure 11.32 Example of PWM waveform in Back-to-Back mode at 4 MHz




Figure 11.33 Example of Phase Correction and Frequency correction of PWM

External Sync

If using ESYNC bit of T8PCR1 register, it is possible to synchronize the output of PWM from external signal.

If ESYNC bit sets to '1', the external signal moves to PWM module through the BLNK pin. If BLNK signal is on rising edge, immediately PWM output become HIGH-Z. Then HZCLR bit set '1' PWM output is normally generated. (Figure 11.34 referred)

PWM Halt

If using PHLT bit of T8PCR1 register, it is possible to stop PWM operation by the software. During PHLT bit being '1', PWM output becomes a reset value and internal counter becomes reset as 0. Without changing PWM setting, temporarily it is able to stop PWM. In case of T8CNT, when stopping counter, PWM output pin remains before states. But if PHLT bit sets to '1', PWM output pin has reset value.




Figure 11.34 Example of PWM External Synchronization with BLNK Input

FORCE Drive ALL Channel with A-ch mode

If FORCA bit sets to '1', it is possible to enable or disable all PWM output pins through PWM outputs which occur from A-ch duty counter. It is noted that the inversion outputs of A, B, C channel have the same A-ch output waveform. According to POLAA/BB/CC, it is able to control the inversion of outputs.




Figure 11.35 Example of Force Drive All Channel with A-ch

FORCE 6-Ch Drive

If FORCA bit sets to '0', it is possible to enable or disable PWM output pin and inversion output pin generated through the duty counter of each channel. The inversion output is the reverse phase of the PWM output. A AA/AB output of the A-channel duty register, a BA/BB output of the B-channel duty register, a CA/CB output of the C-channel duty register are controlled respectively. If the UALL bit is set to '1', it is updated B/C channel duty at the same time, when it is written by a A-channel duty register.




Figure 11.36 Example of Force Drive 6-ch Mode

PWM output Delay

If using the T8DLYA, T8DLYB, T8DLYC register, it can delay PWM output based on the rising edge. At that time, it does not change the falling edge, so the duty is reduced as the time delay. In POLAA/BA/CA setting to '0', the delay is applied to the falling edge. In POLAA/BA/CA setting to '1', the delay is applied to the rising edge. It can produce a pair of Non-overlapping clock. The each channel is able to have 4-bit delay. As it can select the clock up to 1/8 divided clock using NOPS[1:0] the delay of its maximum 128 timer clock cycle is produced.




Figure 11.37 Example of PWM Delay

11.7.7 Block Diagram




Figure 11.38 Two 8-Bit Timer 7/8 Block Diagram




Figure 11.39 16-Bit Timer 7 Block Diagram




Figure 11.40 10-Bit PWM Timer 8 Block Diagram

11.7.8 Register Map

Name	Address	Dir	Default	Description
T7CR	4090H (XSFR)	R/W	00H	Timer 7 Control Register
T7CNT	4091H (XSFR)	R	00H	Timer 7 Counter Register
T7DR	4091H (XSFR)	W	FFH	Timer 7 Data Register
T7CAPR	4091H (XSFR)	R	00H	Timer 7 Capture Data Register
T8CR	4092H (XSFR)	R/W	00H	Timer 8 Control Register
T8PCR1	4093H (XSFR)	R/W	00H	Timer 8 PWM Control Register 1
T8PCR2	4094H (XSFR)	R/W	00H	Timer 8 PWM Control Register 2
T8PCR3	4095H (XSFR)	R/W	00H	Timer 8 PWM Control Register 3
T8ISR	4096H (XSFR)	R/W	00H	Timer 8 Interrupt Status Register
T8MSK	4097H (XSFR)	R/W	00H	Timer 8 Interrupt Mask Register
T8PPRL	4098H (XSFR)	R/W	FFH	Timer 8 PWM Period Low Register
T8PPRH	4099H (XSFR)	R/W	00H	Timer 8 PWM Period High Register
T8ADRL	409AH (XSFR)	R/W	7FH	Timer 8 PWM A Duty Low Register
T8ADRH	409BH (XSFR)	R/W	00H	Timer 8 PWM A Duty High Register
T8BDRL	409CH (XSFR)	R/W	7FH	Timer 8 PWM B Duty Low Register
T8BDRH	409DH (XSFR)	R/W	00H	Timer 8 PWM B Duty High Register
T8CDRL	409EH (XSFR)	R/W	7FH	Timer 8 PWM C Duty Low Register
T8CDRH	409FH (XSFR)	R/W	00H	Timer 8 PWM C Duty High Register
T8DLYA	40A0H (XSFR)	R/W	00H	Timer 8 PWM A Delay Register
T8DLYB	40A1H (XSFR)	R/W	00H	Timer 8 PWM B Delay Register
T8DLYC	40A2H (XSFR)	R/W	00H	Timer 8 PWM C Delay Register
T8DR	40A3H (XSFR)	R/W	FFH	Timer 8 Data Register
T8CAPR	40A4H (XSFR)	R	00H	Timer 8 Capture Data Register
T8CNT	40A5H (XSFR)	R	00H	Timer 8 Counter Register

Table 11-12 Timer 7/8 Register Map

11.7.9 Timer/Counter 7 Register Description

The timer/counter 7 register consists of timer 7 counter register (T7CNT), timer 7 data register (T7DR), timer 7 capture data register (T7CAPR) and timer 7 control register (T7CR).

11.7.10 Register Description for Timer/Counter 7

T7CNT (Timer 7 Counter Register: Read Case, Timer mode only) : 4091H (XSFR)

7	6	5	4	3	2	1	0
T7CNT7	T7CNT6	T7CNT5	T7CNT4	T7CNT3	T7CNT2	T7CNT1	T7CNT0
R	R	R	R	R	R	R	R

Initial value : 00H

T7CNT[7:0] T7 Counter

T7DR (Timer 7 Data Register: Write Case) : 4091H (XSFR)

7	6	5	4	3	2	1	0
T7DR7	T7DR6	T7DR5	T7DR4	T7DR3	T7DR2	T7DR1	T7DR0
W	W	W	W	W	W	W	W

Initial value : FFH

T7DR[7:0] T7 Data

T7CAPR (Timer 7 Capture Data Register: Read Case, Capture mode only) : 4091H (XSFR)

7	6	5	4	3	2	1	0
T7CAPR7	T7CAPR6	T7CAPR5	T7CAPR4	T7CAPR3	T7CAPR2	T7CAPR1	T7CAPR0
R	R	R	R	R	R	R	R

Initial value : 00H

T7CAPR[7:0] T7 Capture Data

T7CR (Timer 7 Control Register) : 4090H (XSFR)

7	6	5	4	3	2	1	0
T7EN	T7IE	T7MS	T7CK2	T7CK1	T7CK0	T7CN	T7ST
RW	RW	RW	RW	RW	RW	RW	RW

Initial value : 00H

T7EN	Control Timer 7
0	Timer 7 disable
1	Timer 7 enable
T7IE	Enable or Disable Timer 7 Interrupt
0	Disable
1	Enable
T7MS	Control Timer 7 Operation Mode
0	Timer/counter mode (T7O: toggle at match)
1	Capture mode (the match interrupt can occur)
T7CK[2:0]	Select Timer 7 clock source. fx is main system clock frequency
	T7CK2 T7CK1 T7CK0 Description
	0 0 0 fx/2
	0 0 1 fx/4
	0 1 0 fx/8
	0 1 1 fx/32
	1 0 0 fx/128
	1 0 1 fx/512
	1 1 0 fx/2048
	1 1 1 External Clock (EC7)
T7CN	Control Timer 7 Count Pause/Continue
0	Temporary count stop
1	Continue count
T7ST	Control Timer 7 Start/Stop
0	Counter stop
1	Clear counter and start

NOTE)

1. Refer to the external interrupt flag 1 register (EIFLAG1) to the T7 interrupt flag.

11.7.11 Timer/Counter 8 Register Description

The timer/counter 8 register consists of timer 8 PWM period high/low register (T8PPRH/L), timer 8 PWM A duty high/low register (T8ADRH/L), timer 8 PWM B duty high/low register (T8BDRH/L), timer 8 PWM C duty high/low register (T8CDRH/L), timer 8 PWM A delay register (T8DLYA), timer 8 PWM B delay register (T8DLYB), timer 8 PWM C delay register (T8DLYC), timer 8 data register (T8DR), timer 8 capture data register (T8CAPR), timer 8 counter register (T8CNT), timer 8 control register (T8CR), timer 8 PWM control register 1 (T8PCR1), timer 8 PWM control register 2 (T8PCR2), timer 8 PWM control register 3 (T8PCR3), timer 8 interrupt status register (T8ISR) and timer 8 interrupt mask register (T8MSK).

11.7.12 Register Description for Timer/Counter 8

T8PPRH (Timer 8 PWM Period High Register : 6-ch PWM mode only) : 4099H (XSFR)

7	6	5	4	3	2	1	0
–	–	–	–	–	–	T8PPRH1	T8PPRH0
–	–	–	–	–	–	RW	RW

Initial value : 00H

T8PPRH[1:0] T8 PWM Period Data High Byte

T8PPRL (Timer 8 PWM Period Low Register : 6-ch PWM mode only) : 4098H (XSFR)

7	6	5	4	3	2	1	0
T8PPRL7	T8PPRL6	T8PPRL5	T8PPRL4	T8PPRL3	T8PPRL2	T8PPRL1	T8PPRL0
RW	RW	RW	RW	RW	RW	RW	RW

Initial value : FFH

T8PPRL[7:0] T8 PWM Period Data Low Byte

T8ADRH (Timer 8 PWM A Duty High Register : 6-ch PWM mode only) : 409BH (XSFR)

7	6	5	4	3	2	1	0
–	–	–	–	–	–	T8ADRH1	T8ADRH0
–	–	–	–	–	–	RW	RW

Initial value : 00H

T8ADRH[1:0] T8 PWM A Duty Data High Byte

T8ADRL (Timer 8 PWM A Duty Low Register : 6-ch PWM mode only) : 409AH (XSFR)

7	6	5	4	3	2	1	0
T8ADRL7	T8ADRL6	T8ADRL5	T8ADRL4	T8ADRL3	T8ADRL2	T8ADRL1	T8ADRL0
RW	RW	RW	RW	RW	RW	RW	RW

Initial value : 7FH

T8ADRL[7:0] T8 PWM A Duty Data Low Byte

T8BDRH (Timer 8 PWM B Duty High Register : 6-ch PWM mode only) : 409DH (XSFR)

7	6	5	4	3	2	1	0
–	–	–	–	–	–	T8BDRH1	T8BDRH0
–	–	–	–	–	–	RW	RW

Initial value : 00H

T8BDRH[1:0] T8 PWM B Duty Data High Byte

T8BDRL (Timer 8 PWM B Duty Low Register : 6-ch PWM mode only) : 409CH (XSFR)

7	6	5	4	3	2	1	0
T8BDRL7	T8BDRL6	T8BDRL5	T8BDRL4	T8BDRL3	T8BDRL2	T8BDRL1	T8BDRL0
RW	RW	RW	RW	RW	RW	RW	RW

Initial value : 7FH

T8BDRL[7:0] T8 PWM B Duty Data Low Byte

T8CDRH (Timer 8 PWM C Duty High Register : 6-ch PWM mode only) : 409FH (XSFR)

7	6	5	4	3	2	1	0
–	–	–	–	–	–	T8CDRH1	T8CDRH0
–	–	–	–	–	–	RW	RW

Initial value : 00H

T4CDRH[1:0] T4 PWM C Duty Data High Byte

T8CDRL (Timer 8 PWM C Duty Low Register : 6-ch PWM mode only) : 409EH (XSFR)

7	6	5	4	3	2	1	0
T8CDRL7	T8CDRL6	T8CDRL5	T8CDRL4	T8CDRL3	T8CDRL2	T8CDRL1	T8CDRL0
RW	RW	RW	RW	RW	RW	RW	RW

Initial value : 7FH

T8CDRL[7:0] T8 PWM C Duty Data Low Byte

T8DLYA (Timer 8 PWM A Delay Register : 6-ch PWM mode only) : 40A0H (XSFR)

7	6	5	4	3	2	1	0
T8DLYAA3	T8DLYAA2	T8DLYAA1	T8DLYAA0	T8DLYAB3	T8DLYAB2	T8DLYAB1	T8DLYAB0
RW	RW	RW	RW	RW	RW	RW	RW

Initial value : 00H

T8DLYAA[3:0] PWM8AA Delay Data (Rising edge only)

T8DLYAB[3:0] PWM8AB Delay Data (Rising edge only)

T8DLYB (Timer 8 PWM B Delay Register : 6-ch PWM mode only) : 40A1H (XSFR)

7	6	5	4	3	2	1	0
T8DLYBA3	T8DLYBA2	T8DLYBA1	T8DLYBA0	T4DLYBB3	T8DLYBB2	T8DLYBB1	T8DLYBB0
RW	RW	RW	RW	RW	RW	RW	RW

Initial value : 00H

T8DLYBA[3:0] PWM8BA Delay Data (Rising edge only)

T8DLYBB[3:0] PWM8BB Delay Data (Rising edge only)

T8DLYC (Timer 8 PWM C Delay Register : 6-ch PWM mode only) : 40A2H (XSFR)

7	6	5	4	3	2	1	0
T8DLYCA3	T8DLYCA2	T8DLYCA1	T8DLYCA0	T8DLYCB3	T8DLYCB2	T8DLYCB1	T8DLYCB0
RW	RW	RW	RW	RW	RW	RW	RW

Initial value : 00H

T8DLYCA[3:0] PWM8CA Delay Data (Rising edge only)

T8DLYCB[3:0] PWM8CB Delay Data (Rising edge only)

T8DR (Timer 8 Data Register: Timer and Capture mode only) : 40A3H (XSFR)

7	6	5	4	3	2	1	0
T8DR7	T8DR6	T8DR5	T8DR4	T4DR3	T8DR2	T8DR1	T8DR0
RW	RW	RW	RW	RW	RW	RW	RW

Initial value : FFH

T8DR[7:0] T8 Data

T8CAPR (Timer 8 Capture Data Register: Read Case, Capture mode only) : 40A4H (XSFR)

7	6	5	4	3	2	1	0
T8CAPR7	T8CAPR6	T8CAPR5	T8CAPR4	T8CAPR3	T8CAPR2	T8CAPR1	T8CAPR0
R	R	R	R	R	R	R	R

Initial value : 00H

T8CAPR[7:0] T8 Capture Data

T8CNT (Timer 8 Counter Register: Read Case, Timer mode only) : 40A5H (XSFR)

7	6	5	4	3	2	1	0
T8CNT7	T8CNT6	T8CNT5	T8CNT4	T8CNT3	T8CNT2	T8CNT1	T8CNT0
R	R	R	R	R	R	R	R

Initial value : 00H

T8CNT[7:0] T8 Counter

T8CR (Timer 8 Control Register) : 4092H (XSFR)

7	6	5	4	3	2	1	0
16BIT	T8MS	T8CN	T8ST	T8CK3	T8CK2	T8CK1	T8CK0
RW	RW	RW	RW	RW	RW	RW	RW

Initial value : 00H

16BIT	Select Two 8-bit or 16-bit Mode for Timer 7/8				
	0	Two 8-bit Timer 7/8			
	1	16-bit Timer 7			
T8MS	Control Timer 8 Operation Mode				
	0	Timer/counter mode (T8O: toggle at match)			
	1	Capture mode (the match interrupt can occur)			
T8CN	Control Timer 8 Count Pause/Continue				
	0	Temporary count stop			
	1	Continue count			
T8ST	Control Timer 8 Start/Stop				
	0	Counter stop			
	1	Clear counter and start			
T8CK[3:0]	Select Timer 8 clock source. fx is main system clock frequency				
	T8CK3	T8CK2	T8CK1	T8CK0	Description
	0	0	0	0	fx/1
	0	0	0	1	fx/2
	0	0	1	0	fx/4
	0	0	1	1	fx/8
	0	1	0	0	fx/16
	0	1	0	1	fx/32
	0	1	1	0	fx/64
	0	1	1	1	fx/128
	1	0	0	0	fx/256
	1	0	0	1	fx/512
	1	0	1	0	fx/1024
	1	0	1	1	fx/2048
	1	1	0	0	fx/4096
	1	1	0	1	fx/8192
	1	1	1	0	fx/16384
	1	1	1	1	Timer 7 clock (only 16-Bit Timer 7)

NOTE)

1. Do not set to "1111b" in the T8CK[3:0] when two 8-bit timer 7/8 modes.
2. Do not set to "0000b" in the T8CK[3:0], when fx is over 10MHz.

T8PCR1 (Timer 8 PWM Control Register 1) : 4093H (XSFR)

7	6	5	4	3	2	1	0
PWM8E	ESYNC	BMOD	PHLT	UPDT	UALL	NOPS1	NOPS0
RW	RW	RW	RW	RW	RW	RW	RW

Initial value : 00H

- PWM8E Control Timer 8 Mode
 - 0 Select timer/counter or capture mode of Timer 8
 - 1 Select 10-bit PWM mode of Timer 8
- ESYNC Select the Operation of External Sync with the BLNK pin
 - 0 Disable external sync operation
 - 1 Enable external sync operation
(The all PWM8xA/PWM8xB pins are high-impedance outputs on rising edge of the BLNK input pin. Where x= A, B and C)
- BMOD Control Back-to-Back Mode Operation
 - 0 Disable back-to-back mode (up count only)
 - 1 Enable back-to-back mode (up/down count only)
- PHLT Control Timer 8 PWM Operation
 - 0 Run 10-bit PWM
 - 1 Stop 10-bit PWM (counter hold and output disable)
- UPDT Select the Update Timer of T8PPR/T8ADR/T8BDR/T8CDR
 - 0 Update at period match of T8CNT and T8PPR
 - 1 Update at any time when written
- UALL Control Update All Duty Registers (T8ADR/T8BDR/T8CDR)
 - 0 Write a duty register separately
 - 1 Write all duty registers via Timer 8 PWM A duty register (T8ADR)
- NOPS[1:0] Select on-Overlap Prescaler

NOPS1	NOPS0	Description
0	0	$f_{PWM}/1$
0	1	$f_{PWM}/2$
1	0	$f_{PWM}/4$
1	1	$f_{PWM}/8$

NOTE)

1. Where the f_{PWM} is the clock frequency of the Timer 8 PWM.

T8PCR2 (Timer 8 PWM Control Register 2) : 4094H (XSFR)

7	6	5	4	3	2	1	0
FORCA	–	PAAOE	PABOE	PBAOE	PBBOE	PCAOE	PCBOE
RW	–	RW	RW	RW	RW	RW	RW

Initial value : 00H

FORCA	Control The PWM outputs Mode
0	6-channel mode (The PWM8xA/PWM8xB pins are output according to the T8xDR registers, respectively. Where x = A, B and C)
1	Force A-channel mode (The all PWM8xA/PWM8xB pins are output according to the only T8ADR registers. Where x = A, B and C)
PAAOE	Select Channel PWM8AA Operation
0	Disable PWM8AA output
1	Enable PWM8AA output
PABOE	Select Channel PWM8AB Operation
0	Disable PWM8AB output
1	Enable PWM8AB output
PBAOE	Select Channel PWM8BA Operation
0	Disable PWM8BA output
1	Enable PWM8BA output
PBBOE	Select Channel PWM8BB Operation
0	Disable PWM8BB output
1	Enable PWM8BB output
PCAOE	Select Channel PWM8CA Operation
0	Disable PWM8CA output
1	Enable PWM8CA output
PCBOE	Select Channel PWM8CB Operation
0	Disable PWM8CB output
1	Enable PWM8CB output

T8PCR3 (Timer 8 PWM Control Register 3) : 4095H (XSFR)

7	6	5	4	3	2	1	0
HZCLR	POLBO	POLAA	POLAB	POLBA	POLBB	POLCA	POLCB
RW	RW	RW	RW	RW	RW	RW	RW

Initial value : 00H

- HZCLR High-Impedance Output Clear Bit
 - 0 No effect
 - 1 Clear high-impedance output
(The PWM8xA/PWM8xB pins are back to output and this bit is automatically cleared to logic '0'. where x = A, B and C)
- POLBO Configure PWM8AB/PWM8BB/PWM8CB Channel Polarity When these pins are disabled
 - 0 These pins are output according to the polarity setting when disable (POLAB/POLBB/POLCB bits)
 - 1 These pins are same level as the PWM8xA pins regardless of the polarity setting when disable (POLAB/POLBB/POLCB bits, where x = A, B and C)
- POLAA Configure PWM8AA Channel Polarity
 - 0 Start at high level (This pin is low level when disable)
 - 1 Start at low level (This pin is high level when disable)
- POLAB Configure PWM8AB Channel Polarity
 - 0 Non-inversion signal of PWM8AA pin
 - 1 Inversion signal of PWM8AA pin
- POLBA Configure PWM8AA Channel Polarity
 - 0 Start at high level (This pin is low level when disable)
 - 1 Start at low level (This pin is high level when disable)
- POLBB Configure PWM8BB Channel Polarity
 - 0 Non-inversion signal of PWM8BA pin
 - 1 Inversion signal of PWM8BA pin
- POLCA Configure PWM8CA Channel Polarity
 - 0 Start at high level (This pin is low level when disable)
 - 1 Start at low level (This pin is high level when disable)
- POLCB Configure PWM8CB Channel Polarity
 - 0 Non-inversion signal of PWM8CA pin
 - 1 Inversion signal of PWM8CA pin

T8ISR (Timer 8 Interrupt Status Register) : 4096H (XSFR)

7	6	5	4	3	2	1	0
IOVR	IBTM	ICMA	ICMB	ICMC	–	–	–
RW	RW	RW	RW	RW	–	–	–

Initial value : 00H

IOVR	Timer 8 Compare Match or Timer 8 Overflow Interrupt Status, Write '0' to this bit for clear. Write '1' has no effect. 0 Compare match or Overflow no occurrence 1 Compare match or Overflow occurrence
IBTM	Timer 8 Bottom Interrupt Status, Write '0' to this bit for clear. Write '1' has no effect. (In the Back-to-Back mode) 0 Bottom no occurrence 1 Bottom occurrence
ICMA	Timer 8 PWM A-ch Match Interrupt Status, Write '0' to this bit for clear. Write '1' has no effect. 0 PWM A-ch match no occurrence 1 PWM A-ch match occurrence
ICMB	Timer 8 PWM B-ch Match Interrupt Status, Write '0' to this bit for clear. Write '1' has no effect. 0 PWM B-ch match no occurrence 1 PWM B-ch match occurrence
ICMC	Timer 8 PWM C-ch Match Interrupt Status, Write '0' to this bit for clear. Write '1' has no effect. 0 PWM C-ch match no occurrence 1 PWM C-ch match occurrence

T8MSK (Timer 8 Interrupt Mask Register) : 4097H (XSFR)

7	6	5	4	3	2	1	0
OVRMSK	BTMMSK	CMAMSK	CMBMSK	CMCMSK	–	–	–
RW	RW	RW	RW	RW	–	–	–

Initial value : 00H

OVRMSK	Control Timer 8 Overflow Interrupt 0 Disable compare match or overflow interrupt 1 Enable compare match or overflow interrupt
BTMMSK	Control Timer 8 Bottom Interrupt 0 Disable bottom interrupt 1 Enable bottom interrupt
CMAMSK	Control Timer 8 Compare Match or PWM A-ch Match Interrupt 0 Disable PWM A-ch match interrupt 1 Enable PWM A-ch match interrupt
CMBMSK	Control Timer 8 PWM B-ch Match Interrupt 0 Disable PWM B-ch match interrupt 1 Enable PWM B-ch match interrupt
CMCMSK	Control Timer 8 PWM C-ch Match Interrupt 0 Disable PWM C-ch match interrupt 1 Enable PWM C-ch match interrupt

11.8 10-Bit PWM Generator

11.8.1 Overview

The 10-bit PWM generator consists of multiplexer, PWM A data high/low register, PWM B data high/low register, pulse generator, delay controller, shot stop controller, emergency stop controller and PWM control high/low register (PWMADRH/L, PWMBDRH/L, PWMDLYDR, NFILDR, PWMCRH/L, PWMCNTH/L). This 10-bit PWM generator can be used for a IH cooker application.

11.8.2 Function Description

It has three operating modes:

- 10-bit PWM one-shot mode without auto-enable
- 10-bit PWM one-shot mode with auto-enable
- 10-bit PWM repeat mode

The 10-bit PWM generator can select a divided system clock from prescaler output. The clock source is selected by clock selection logic which is controlled by the clock selection bits (PWMCK[2:0]).

- 10-bit PWM clock source: $f_x/1, 2, 4, 8, 16, 32, 64$ and 128

The 10-bit PWM generator has four external falling edge trigger pins. The one pin is TRIG. The other three pins are EXTSP0, EXTSP1 and EXTSP2. The falling edge signal of the TRIG pin will clear the 10-bit PWM generator counter. It will restart one PWM cycle immediately or after some delay time. The delay time can be enabled or disabled by TRIGRS[1:0] bits. The delay time is programmable with the 10-bit PWM generator delay data register (PWMDLYDR). The EXTSP0, EXTSP1 and EXTSP2 pins can be selected for shot stop or emergency stop signal by ESPnS[1:0] bits. Where n = 0, 1 and 2. The falling edge signal of the pin which is selected for the shot stop holds the PWMOUT pin to low level by PWMPOL bit set to “0b” or to high level by PWMPOL bit set to “1b” for the current PWM cycle. After that, The 10-bit PWM generator will restart with the value of the PWM B data register (PWMBDRH/L) and the value of the PWM A data register (PWMADRH/L) is changed with the value of the PWM B data register. The emergency stop controller STOP the 10-bit PWM generator by the falling egdge signal of the selected pin. The 10-bit PWM generator has a noise filter controller to remove a mis-trigger signal of the TRIG pin. The noise filter controller doesn’t work with the noise filter data register (NFILDR) set to “00H”. If the noise filter data register isn’t “00H”, the noise filter can eliminate an invalid signal of the TRIG pin and the filtering time is programmable by the register.

PWMEN	P2FSRH[1:0]	PWMD[1:0]	PWMCK[2:0]	10-bit PWM generator
1	10	00	XXX	One-shot mode without auto-enable
1	10	01	XXX	One-shot mode with auto-enable
1	10	1x	XXX	Repeat mode

Table 11-13 10-bit PWM generator Operating Modes

11.8.3 10-Bit PWM One-Shot Mode Without Auto-Enable

The 10-bit PWM one-shot mode without auto-enable is selected by PWMMD[1:0] bits set to "00b". A 10-bit counter register is increased by internal clock input on operation. When the PWMCNTH/PWMCNTL is identical to the PWMADRH/PWMADRL, a match signal is generated, the PWMOUT pin is inverted and the counting is continued to "3FFH". If a valid falling edge signal comes from the TRIG pin during the counting, the counter will be cleared to "000H" and the 10-bit PWM generator will be restarted. But if there is no a valid falling edge signal of the TRIG pin, an overflow will be generated finally and the 10-bit PWM generator finishes operation with automatically clearing the PWMEN bit.




Figure 11.41 A Timing Chart of 10-bit PWM One-Shot Mode Without Auto-Enable

11.8.4 10-Bit PWM One-Shot Mode With Auto-Enable

The 10-bit PWM one-shot mode with auto-enable is selected by PWMMMD[1:0] bits set to "01b". The function of the 10-bit PWM one-shot mode with auto-enable is the same as the one of the 10-bit PWM one-shot mode without auto-enable, but the 10-bit PWM generator in the 10-bit PWM one-shot mode with auto-enable is automatically enabled as PWMEN bit set to '1' by a valid falling edge of the TRIG pin even if the operation stop. Of course, The EMGIFR bit should be cleared to '0' before a valid falling edge of the TRIG pin.




Figure 11.42 A Timing Chart of 10-bit PWM One-Shot Mode With Auto-Enable

11.8.5 10-Bit PWM Repeat Mode

The 10-bit PWM repeat mode is selected by PWMMD[1:0] bits set to "1xb". A 10-bit counter register is increased by internal clock input on operation. When the PWMCNTH/PWMCNTL is identical to the PWMADRH/PWMADRL, a match signal is generated, the PWMOUT pin is inverted and the counting is continued to "3FFH". If the counter reaches "3FFH", the counter will be cleared to "000H" and the 10-bit PWM generator will be restarted.




Figure 11.43 Timing Chart of 10-bit PWM Repeat Mode Without Delay




Figure 11.44 Timing Chart of 10-bit PWM Repeat Mode With Delay

11.8.6 Timing Chart of the Valid Falling Edge by an External Pin




Figure 11.45 Timing Chart of Noise Filter Function




Figure 11.46 Timing Chart of Shot Stop





Figure 11.47 Timing Chart of Emergency Stop

11.8.7 Block Diagram



NOTE)

1. The PWMEN bit is automatically cleared to "0b" after an overflow of the 10-bit counter occurs at a PWM one-shot mode.
2. The PWMEN bit is set to "1b" by a falling edge trigger of the external TRIG pin when it is a PWM one-shot mode with auto-enable and the EMGIFR bit is set to "0b".
3. The noise filter controller has a timer to realize an invalid trigger signal. The timer will be cleared and restarted every the new cycle of the PWM generator.
4. The noise filter controller doesn't work if the noise filter data register (NFILDR) is "00H".
5. If a shot stop occurs by a falling edge trigger of the selected pin, the PWMOUT pin goes to low/high level according to PWMPOL = "0b"/"1b" during the remaining current PWM cycle, respectively. After that, the next PWM cycle starts with the PWMBDR.

Figure 11.48 10-Bit PWM generator Block Diagram

11.8.8 Register Map

Name	Address	Dir	Default	Description
PWMCRH	40A9H (XSFR)	R/W	00H	PWM Generator Control High Register
PWMCRL	40A8H (XSFR)	R/W	00H	PWM Generator Control Low Register
PWMADRH	40ABH (XSFR)	R/W	03H	PWM Generator A Data High Register
PWMADRL	40AAH (XSFR)	R/W	FFH	PWM Generator A Data Low Register
PWMBDRH	40ADH (XSFR)	R/W	00H	PWM Generator B Data High Register
PWMBDRL	40ACH (XSFR)	R/W	00H	PWM Generator B Data Low Register
PWMCNTH	40AFH (XSFR)	R	00H	PWM Generator Counter High Register
PWMCNTL	40AEH (XSFR)	R	00H	PWM Generator Counter Low Register
PWMDLYDR	40A6H (XSFR)	R/W	00H	PWM Generator Delay Data Register
NFILDR	40A7H (XSFR)	R/W	0FH	PWM Generator Noise Filter Data Register
PGINTCR	4066H (XSFR)	R/W	00H	PWM Generator Interrupt Control Register
PGIFLAG	4067H (XSFR)	R/W	00H	PWM Generator Interrupt Flag Register

Table 11-14 10-Bit PWM Generator Register Map

11.8.9 10-Bit PWM Generator Register Description

The 10-bit PWM generator register consists of PWM generator A data high register (PWMADRH), PWM generator A data low register (PWMADRL), PWM generator B data high register (PWMBDRH), PWM generator B data low register (PWMBDRL), PWM generator control high register (PWMCRH), PWM generator control low register (PWMCRL), PWM generator delay data register (PWMDLYDR), PWM generator noise filter data register (NFILDR), PWM generator interrupt control register (PGINTCR) and PWM generator interrupt flag register (PGIFLAG).

11.8.10 Register Description for 10-Bit PWM Generator

PWMADRH (PWM Generator A Data High Register) : 40ABH (XSFR)

7	6	5	4	3	2	1	0
–	–	–	–	–	–	PWMADR9	PWMADR8
–	–	–	–	–	–	R/W	R/W

Initial value : 03H

PWMADR[9:8] PWM Generator A Data High Byte

PWMADRL (PWM Generator A Data Low Register) : 40AAH (XSFR)

7	6	5	4	3	2	1	0
PWMADR7	PWMADR6	PWMADR5	PWMADR4	PWMADR3	PWMADR2	PWMADR1	PWMADR0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Initial value : FFH

PWMADR[7:0] PWM Generator A Data Low Byte

PWMBDRH (PWM Generator B Data High Register) : 40ADH (XSFR)

7	6	5	4	3	2	1	0
–	–	–	–	–	–	PWMBDR9	PWMBDR8
–	–	–	–	–	–	R/W	R/W

Initial value : 00H

PWMBDR[9:8] PWM Generator B Data High Byte

PWMBDRL (PWM Generator B Data Low Register) : 40ACH (XSFR)

7	6	5	4	3	2	1	0
PWMBDR7	PWMBDR6	PWMBDR5	PWMBDR4	PWMBDR3	PWMBDR2	PWMBDR1	PWMBDR0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Initial value : 00H

PWMBDR[7:0] PWM Generator B Data Low Byte

PWMCNTH (PWM Generator Counter High Register) : 40AFH (XSFR)

7	6	5	4	3	2	1	0
–	–	–	–	–	–	PWMCNT9	PWMCNT8
–	–	–	–	–	–	R	R

Initial value : 00H

PWMCNT[9:8] PWM Generator Counter High Byte

PWMCNTL (PWM Generator Counter Low Register) : 40AEH (XSFR)

7	6	5	4	3	2	1	0
PWMCNT7	PWMCNT6	PWMCNT5	PWMCNT4	PWMCNT3	PWMCNT2	PWMCNT1	PWMCNT0
R	R	R	R	R	R	R	R

Initial value : 00H

PWMCNT[7:0] PWM Generator Counter Low Byte

PWMDLYDR (PWM Generator Delay Data Register) : 40A6H (XSFR)

7	6	5	4	3	2	1	0
PWMDLY7	PWMDLY6	PWMDLY5	PWMDLY4	PWMDLY3	PWMDLY2	PWMDLY1	PWMDLY0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Initial value : 00H

PWMDLY[7:0] PWM Generator Delay Data

NFILDR (PWM Generator Noise Filter Data Register) : 40A7H (XSFR)

7	6	5	4	3	2	1	0
NFILDR7	NFILDR6	NFILDR5	NFILDR4	NFILDR3	NFILDR2	NFILDR1	NFILDR0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Initial value : 0FH

NFILDR[7:0] PWM Generator Noise Filter Data

PWMCRH (PWM Generator Control High Register) : 40A9H (XSFR)

7	6	5	4	3	2	1	0
ESP2S1	ESP2S0	ESP1S1	ESP1S0	ESP0S1	ESP0S0	PWMCC	PWMEN
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Initial value : 00H

ESPnS[1:0] Select the external EXTSPn pin function with falling edge trigger

ESPnS1	ESPnS0	Description
0	0	Disable the EXTSPn pin function
0	1	Enable shot stop. The PWMOUT pin is held for the current PWM cycle and restarts with PWMBDR by the external EXTSPn pin falling edge trigger. If a shot stop occurs, the PWMOUT pin is held for the current PWM cycle to low level when PWMPOL bit is '0' and high level when PWMPOL bit is '1'.
1	0	Enable emergency stop. The PWMOUT pin can be stopped by the external EXTSPn pin falling edge trigger or software control with PWMEN bit. If an emergency stop occurs, the PWMEN bit is immediately cleared to '0'.
1	1	Not available

NOTE)

- Where n = 0, 1 and 2.

PWMCC Clear PWM Generator Counter

0	No effect
1	Clear the PWM generator counter (When write, automatically cleared "0" after being cleared counter)

PWMEN Control PWM Generator

0	PWM generator disable
1	PWM generator enable (Counter clear and start)

NOTE)

- This bit shouldn't set to "1b" when EMGIFR = "1b".

PWMCRL (PWM Generator Control Low Register) : 40A8H (XSFR)

7	6	5	4	3	2	1	0
PWMCK2	PWMCK1	PWMCK0	PWMPOL	PWMMD1	PWMMD0	TRIGRS1	TRIGRS0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Initial value : 00H

PWMCK[2:0] Select PWM generator clock source. fx is system clock frequency.

PWMCK2	PWMCK1	PWMCK0	Description
0	0	0	fx/128
0	0	1	fx/64
0	1	0	fx/32
0	1	1	fx/16
1	0	0	fx/8
1	0	1	fx/4
1	1	0	fx/2
1	1	1	fx/1

PWMPOL PWM Output Polarity Selection

0	Start High (PWMOUT is low level at disable)
1	Start Low (PWMOUT is high level at disable)

PWMMD[1:0] PWM Generator Operation Mode

PWMMD1	PWMMD0	Description
0	0	PWM one-shot mode without auto-enable
0	1	PWM one-shot mode with auto-enable (The PWMMEN bit is set by the external TRIG pin valid falling edge trigger)
1	x	PWM repeat mode

TRIGRS[1:0] Select the external TRIG pin function with falling edge trigger

TRIGRS1	TRIGRS0	Description
0	x	Disable the TRIG pin function
1	0	Enable the TRIG pin function without delay
1	1	Enable the TRIG pin function with delay

PGINTCR (PWM Generator Interrupt Control Register) : 4066H (XSFR)

7	6	5	4	3	2	1	0
–	–	–	–	POVIE	EMGIE	SHTIE	TRGIE
–	–	–	–	R/W	R/W	R/W	R/W

Initial value : 00H

- POVIE Enable or Disable PWM Generator Overflow Interrupt
 - 0 Disable
 - 1 Enable
- EMGIE Enable or Disable Emergency Stop Interrupt
 - 0 Disable
 - 1 Enable
- SHTIE Enable or Disable Shot Stop Interrupt
 - 0 Disable
 - 1 Enable
- TRGIE Enable or Disable TRIG Interrupt
 - 0 Disable
 - 1 Enable

PGIFLAG (PWM Generator Interrupt Flag Register) : 4067H (XSFR)

7	6	5	4	3	2	1	0
–	–	–	–	POVIFR	EMGIFR	SHTIFR	TRGIFR
–	–	–	–	R/W	R/W	R/W	R/W

Initial value : 00H

- POVIFR When PWM generator overflow interrupt occurs, this bit becomes '1'. The flag is cleared only by writing a '0' to the bit. So, the flag should be cleared by software. Write '1' has no effect.
 - 0 PWM generator overflow interrupt no generation
 - 1 PWM generator overflow interrupt generation
- EMGIFR When emergency stop interrupt occurs, this bit becomes '1'. The flag is cleared only by writing a '0' to the bit. So, the flag should be cleared by software. Write '1' has no effect.
 - 0 Emergency stop interrupt no generation
 - 1 Emergency stop interrupt generation
- SHTIFR When shot stop interrupt occurs, this bit becomes '1'. The flag is cleared only by writing a '0' to the bit. So, the flag should be cleared by software. Write '1' has no effect.
 - 0 Shot stop interrupt no generation
 - 1 Shot stop interrupt generation
- TRGIFR When TRIG interrupt occurs, this bit becomes '1'. The flag is cleared only by writing a '0' to the bit. So, the flag should be cleared by software. Write '1' has no effect.
 - 0 TRIG interrupt no generation
 - 1 TRIG interrupt generation

11.9 Buzzer Driver

11.9.1 Overview

The Buzzer consists of 6 bit counter, buzzer data register (BUZDR) and buzzer control register (BUZCR). The Square Wave (122Hz~62.5kHz @fBUZ=1MHz) is outputted through P46/SEG35/BUZO pin. The buzzer data register (BUZDR) BUZDR[5:0] controls the bsuzzer frequency (look at the following expression) and BUZDIV[1:0] selects fBUZ divided by DIV block. In buzzer control register (BUZCR), BUCK[2:0] selects source clock divided by prescaler.

$$f_{BUZO}(\text{Hz}) = \frac{f_{BUZ}}{2 \times \text{DIV} \times (\text{BUZDR} + 1)}$$

(DIV = 8, 16, 32 and 64, BUZDR = 0 ~ 63)

BUZDR [5:0]	BUZDR [7:6]=00 fbuz/8	BUZDR [7:6]=01 fbuz/16	BUZDR [7:6]=10 fbuz/32	BUZDR [7:6]=11 fbuz/64
0	62.500	31.250	15.625	7.813
1	31.250	15.625	7.813	3.906
2	20.833	10.417	5.208	2.604
3	15.625	7.813	3.906	1.953
4	12.500	6.250	3.125	1.563
5	10.417	5.208	2.604	1.302
6	8.929	4.464	2.232	1.116
7	7.813	3.906	1.953	0.977
8	6.944	3.472	1.736	0.868
9	6.250	3.125	1.563	0.781
10	5.682	2.841	1.420	0.710
11	5.208	2.604	1.302	0.651
12	4.808	2.404	1.202	0.601
13	4.464	2.232	1.116	0.558
14	4.167	2.083	1.042	0.521
15	3.906	1.953	0.977	0.488
16	3.676	1.838	0.919	0.460
17	3.472	1.736	0.868	0.434
18	3.289	1.645	0.822	0.411
19	3.125	1.563	0.781	0.391
20	2.976	1.488	0.744	0.372
21	2.841	1.420	0.710	0.355
22	2.717	1.359	0.679	0.340
23	2.604	1.302	0.651	0.326
24	2.500	1.250	0.625	0.313
25	2.404	1.202	0.601	0.300
26	2.315	1.157	0.579	0.289
27	2.232	1.116	0.558	0.279
28	2.155	1.078	0.539	0.269
29	2.083	1.042	0.521	0.260
30	2.016	1.008	0.504	0.252
31	1.953	0.977	0.488	0.244

BUZDR [5:0]	BUZDR [7:6]=00 fbuz/8	BUZDR [7:6]=01 fbuz/16	BUZDR [7:6]=10 fbuz/32	BUZDR [7:6]=11 fbuz/64
32	1.894	0.947	0.473	0.237
33	1.838	0.919	0.460	0.230
34	1.786	0.893	0.446	0.223
35	1.736	0.868	0.434	0.217
36	1.689	0.845	0.422	0.211
37	1.645	0.822	0.411	0.206
38	1.603	0.801	0.401	0.200
39	1.563	0.781	0.391	0.195
40	1.524	0.762	0.381	0.191
41	1.488	0.744	0.372	0.186
42	1.453	0.727	0.363	0.182
43	1.420	0.710	0.355	0.178
44	1.389	0.694	0.347	0.174
45	1.359	0.679	0.340	0.170
46	1.330	0.665	0.332	0.166
47	1.302	0.651	0.326	0.163
48	1.276	0.638	0.319	0.159
49	1.250	0.625	0.313	0.156
50	1.225	0.613	0.306	0.153
51	1.202	0.601	0.300	0.150
52	1.179	0.590	0.295	0.147
53	1.157	0.579	0.289	0.145
54	1.136	0.568	0.284	0.142
55	1.116	0.558	0.279	0.140
56	1.096	0.548	0.274	0.137
57	1.078	0.539	0.269	0.135
58	1.059	0.530	0.265	0.132
59	1.042	0.521	0.260	0.130
60	1.025	0.512	0.256	0.128
61	1.008	0.504	0.252	0.126
62	0.992	0.496	0.248	0.124
63	0.977	0.488	0.244	0.122

Table 11-15 Buzzer Frequency(fBUZ=1MHz, kHz unit)

11.9.2 Overview




Figure 11.49 Buzzer Driver Block Diagram

11.9.3 Register Map

Name	Address	Dir	Default	Description
BUZDR	F3H	R/W	FFH	Buzzer Data Register
BUZCR	F2H	R/W	00H	Buzzer Control Register

Table 11-16 Buzzer Driver Register Map

11.9.4 Buzzer Driver Register Description

Buzzer driver consists of buzzer data register (BUZDR) and buzzer control register (BUZCR).

11.9.5 Register Description for Buzzer Driver

BUZDR (Buzzer Data Register) : F3H

7	6	5	4	3	2	1	0
BUZDIV1	BUZDIV0	BUZDR5	BUZDR4	BUZDR3	BUZDR2	BUZDR1	BUZDR0
RW	RW	RW	RW	RW	RW	RW	RW

Initial value : FFH

BUZDIV[1:0] Buzzer Clock Divider

BUZDIV1	BUZDIV0	Description
0	0	fbUZ/8
0	1	fbUZ/16
1	0	fbUZ/32
1	1	fbUZ/64

BUZDR[5:0] These bits control the Buzzer frequency
Its resolution is 00H ~ 3FH

BUZCR (Buzzer Control Register) : F2H

7	6	5	4	3	2	1	0
–	–	–	–	BUCK2	BUCK1	BUCK0	BUZEN
–	–	–	–	RW	RW	RW	RW

Initial value : 00H

BUCK[2:0] Buzzer Driver Source Clock Selection

BUCK2	BUCK1	BUCK0	Description
0	0	0	fx/1
0	0	1	fx/2
0	1	0	fx/4
0	1	1	fx/8
1	0	0	fx/16
1	0	1	fx/32
1	1	0	fx/64
1	1	1	fSUB (External Sub OSC)

BUZEN Buzzer Driver Operation Control

0	Buzzer Driver disable
1	Buzzer Driver enable

NOTE)

1. fx is the system clock frequency

11.10 SPI 2

11.10.1 Overview

There is serial peripheral interface with FIFO (SPI 2) one channel in MC97F60128. The SPI 2 allows synchronous serial data transfer between the external serial devices. It can do Full-duplex communication by 4-wire (MOSI2, MISO2, SCK2, SS2), support master/slave mode, can select serial clock (SCK2) polarity, phase and whether LSB first data transfer or MSB first data transfer.

11.10.2 Block Diagram




Figure 11.50 SPI 2 Block Diagram

11.10.3 Data Transmit / Receive Operation

User can use SPI 2 for serial data communication by following step

1. Select SPI 2 operation mode(master/slave, polarity, phase) by control register SPInCRH.
2. When the SPI 2 is configured as a Master, it selects a Slave by SS2 signal (active low).
When the SPI 2 is configured as a Slave, it is selected by SS2 signal incoming from Master
3. When the user writes a byte to the data register SPI2DR, SPI 2 will start an operation.
4. In this time, if the SPI 2 is configured as a Master, serial clock will come out of SCK2 pin. And Master shifts the eight bits into the Slave (transmit), Slave shifts the eight bits into the Master at the same time (receive). If the SPI 2 is configured as a Slave, serial clock will come into SCK2 pin. And Slave shifts the eight bits into the Master (transmit), Master shifts the eight bits into the Slave at the same time (receive).
5. When transmit/receive is done, SPI2IFR bit will be set. If the SPI 2 interrupt is enabled, an interrupt is requested. And SPI2IFR bit is cleared by hardware when executing the corresponding interrupt. If SPI 2 interrupt is disable, SPI2IFR bit is cleared when user read the status register SPI2SRL and then access (read/write) the data register SPI2DR.

11.10.4 SS2 pin function

1. When the SPI 2 is configured as a Slave, the SS2 pin is always input. If LOW signal come into SS2 pin, the SPI 2 logic is active. And if 'HIGH' signal come into SS2 pin, the SPI 2 logic is stop. In this time, SPI 2 logic will be reset and invalidated any received data.
2. When the SPI 2 is configured as a Master, the user can select the direction of the SS2 pin by port direction register (P36IO). If the SS2 pin is configured as an output, user can use general P36IO output mode. If the SS2 pin is configured as an input, 'HIGH' signal must come into SS2 pin to guarantee Master operation. If 'LOW' signal come into SS2 pin, the SPI 2 logic interprets this as another master selecting the SPI 2 as a slave and starting to send data to it. To avoid bus contention, MSB bit of SPI2CRH will be cleared and the SPI 2 becomes a Slave and then, SPI2IFR bit of SPI2SRL will be set and if the SPI 2 interrupt is enabled, an interrupt is requested.

NOTE)

1. When the SS2 pin is configured as an output at Master mode, SS2 pin's output value is defined by user's software (P36IO). Before SPI2CRH setting, the direction of SS2 pin must be defined
2. If you don't need to use SS2 pin, clear the SPI2SSEN bit of SPI2SR. So, you can use disabled pin by P36IO freely. In this case, SS2 signal is driven by 'HIGH' or 'LOW' internally. In other words, master is 'HIGH', slave is 'LOW'
3. When SS2 pin is configured as input, if 'HIGH' signal come into SS2 pin, SS_HIGH flag bit will be set. And you can clear it by writing '0'.

11.10.5 SPI 2 Timing Diagram




Figure 11.51 SPI 2 Transmit/Receive Timing Diagram at CPHA = 0




Figure 11.52 SPI 2 Transmit/Receive Timing Diagram at CPHA = 1

11.10.6 Register Map

Name	Address	Dir	Default	Description
SPI2CRH	408FH (XSFR)	R/W	00H	SPI2 Control High Register
SPI2CRL	408EH (XSFR)	R/W	00H	SPI2 Control Low Register
SPI2DR	407FH (XSFR)	R/W	00H	SPI2 Data Register
SPI2SRH	4087H (XSFR)	R/W	00H	SPI2 Status High Register
SPI2SRL	4086H (XSFR)	R/W	00H	SPI2 Status Low Register

Table 11-17 SPI 2 Register Map

11.10.7 SPI 2 Register Description

The SPI 2 register consists of SPI 2 control register (SPI2CRH/L), SPI 2 status register (SPI2SRH/L) and SPI 2 data register (SPI2DR)

11.10.8 Register Description for SPI 2

SP2DR (SPI 2 Data Register) : 407FH (XSFR)

7	6	5	4	3	2	1	0
SPI2DR7	SPI2DR6	SPI2DR5	SPI2DR4	SPI2DR3	SPI2DR2	SPI2DR1	SPI2DR0
RW	RW	RW	RW	RW	RW	RW	RW

Initial value : 00H

SPI2DR [7:0]

SPI 2 Tx/Rx Data

The data go to the SPI2 Tx FIFO (8 bytes length) if data are written in this register and the data come out from SPI2 Rx FIFO (8 bytes length) if data are read.

SPI2SRH (SPI 2 Status High Register) : 4087H (XSFR)

7	6	5	4	3	2	1	0
–	WCOL2	SS_HIGH2	–	FXCH2	SPI2SSEN	–	DOR2
–	RW	RW	–	RW	RW	–	RW

Initial value : 00H

- WCOL2** This bit is set if any data are written to the data register SPI2DR during transfer in the master mode and during the SPI2 Tx FIFO is full. This bit is cleared by writing '0'.

 - 0 No collision
 - 1 Collision
- SS_HIGH2** When the SS2 pin is configured as input, if "HIGH" signal comes into the pin, this flag bit will be set.

 - 0 Cleared when '0' is written
 - 1 No effect when '1' is written
- FXCH2** SPI 2 port function exchange control bit.

 - 0 No effect
 - 1 Exchange MOSI2 and MISO2 function
- SPI2SSEN** This bit controls the SS2 pin operation

 - 0 Disable
 - 1 Enable (The corresponding pin should be a normal input)
- DOR2** This bit is set if data are received during the SPI2 Rx FIFO full. While this bit is set, the incoming data frame is ignored.

 - 0 No Data OverRun
 - 1 Data OverRun detected

SPI2SRL (SPI 2 Status Low Register) : 4086H (XSFR)

7	6	5	4	3	2	1	0
TXFEIFR	RXFFIFR	SPI2IFR	–	TXFFF	RXFEEF	–	–
RW	RW	RW	–	RW	RW	–	–

Initial value : 04H

TXFEIFR	When SPI2 Tx FIFO empty Interrupt occurs, this bit becomes '1'. For clearing bit, write '0' to this bit or auto clear by INT_ACK signal. Write '1' has no effect. 0 SPI2 Tx FIFO empty Interrupt no generation 1 SPI2 Tx FIFO empty Interrupt generation
RXFFIFR	When SPI2 Rx FIFO full Interrupt occurs, this bit becomes '1'. For clearing bit, write '0' to this bit or auto clear by INT_ACK signal. Write '1' has no effect. 0 SPI2 Rx FIFO full Interrupt no generation 1 SPI2 Rx FIFO full Interrupt generation
SPI2IFR	When SPI2 Interrupt occurs, this bit becomes '1'. If SPI2 interrupt is enable, this bit is auto clear by INT_ACK signal. If SPI2 interrupt is disable, SPI2IFR bit is cleared when the SPI2SRH is read and then access (read/write) the SPI2DR. Write '1' has no effect. 0 SPI2 Interrupt no generation 1 SPI2 Interrupt generation
TXFFF	SPI2 Tx FIFO Full Flag 0 No SPI2 Tx FIFO full 1 SPI2 Tx FIFO full
RXFEEF	SPI2 Rx FIFO Empty Flag 0 No SPI2 Rx FIFO empty 1 SPI2 Rx FIFO empty

SPI2CRH (SPI 2 Control High Register) : 408FH (XSFR)

7	6	5	4	3	2	1	0
SPI2EN	FLSB2	SPI2MS	CPOL2	CPHA2	SPI2DSCR	SPI2SCR1	SPI2SCR0
RW	RW	RW	RW	RW	RW	RW	RW

Initial value : 00H

SPI2EN This bit controls the SPI 2 operation
 0 Disable SPI 2 operation
 1 Enable SPI 2 operation

FLSB2 This bit selects the data transmission sequence
 0 MSB first
 1 LSB first

SPI2MS This bit selects whether Master or Slave mode
 0 Slave mode
 1 Master mode

CPOL2 This two bits control the serial clock (SCK2) mode.
 CPHA2 Clock polarity (CPOL2) bit determine SCK2's value at idle mode.
 Clock phase (CPHA2) bit determine if data are sampled on the leading or trailing edge of SCK2.

CPOL2	CPHA2	Leading edge	Trailing edge
0	0	Sample (Rising)	Setup (Falling)
0	1	Setup (Rising)	Sample (Falling)
1	0	Sample (Falling)	Setup (Rising)
1	1	Setup (Falling)	Sample (Rising)

SPI2DSCR SPI2SCR [1:0] These three bits select the SCK2 rate of the device configured as a master. When DSCR bit is written one, SCK2 will be doubled in master mode.

SPI2DSCR	SPI2SCR 1	SPI2SCR 0	SCK2 frequency
0	0	0	fx/4
0	0	1	fx/16
0	1	0	fx/64
0	1	1	fx/128
1	0	0	fx/2
1	0	1	fx/8
1	1	0	fx/32
1	1	1	fx/64

SPI2CRL (SPI 2 Control Low Register) : 408EH (XSFR)

7	6	5	4	3	2	1	0
–	–	–	FIFOC	–	–	–	MSTR2
–	–	–	RW	–	–	–	RW

Initial value : 00H

FIFOC SPI2 Tx/Rx FIFO and Pointer Clear Bit

0 No effect

1 Clear all Tx/Rx FIFO, Pointer and Control signal. Stop transfer

MSTR2 SPI2 Master Start Bit

0 No effect

1 Start SPI2 transfer. The transfer is finished after SPI2 Tx FIFO empty (This bit is automatically cleared after one clock)

11.11 SPI 3

11.11.1 Overview

There is serial peripheral interface (SPI 3) one channel in MC97F60128. The SPI 3 allows synchronous serial data transfer between the external serial devices. It can do Full-duplex communication by 4-wire (MOSI3, MISO3, SCK3, SS3), support master/slave mode, can select serial clock (SCK3) polarity, phase and whether LSB first data transfer or MSB first data transfer.

11.11.2 Block Diagram




Figure 11.53 SPI 3 Block Diagram

11.11.3 Data Transmit / Receive Operation

User can use SPI 3 for serial data communication by following step

1. Select SPI 3 operation mode(master/slave, polarity, phase) by control register SPI3CR.
2. When the SPI 3 is configured as a Master, it selects a Slave by SS3 signal (active low).
When the SPI 3 is configured as a Slave, it is selected by SS3 signal incoming from Master
3. When the user writes a byte to the data register SPI3DR, SPI 3 will start an operation.
4. In this time, if the SPI 3 is configured as a Master, serial clock will come out of SCK3 pin. And Master shifts the eight bits into the Slave (transmit), Slave shifts the eight bits into the Master at the same time (receive). If the SPI 3 is configured as a Slave, serial clock will come into SCK3 pin. And Slave shifts the eight bits into the Master (transmit), Master shifts the eight bits into the Slave at the same time (receive).
5. When transmit/receive is done, SPI3IFR bit will be set. If the SPI 3 interrupt is enabled, an interrupt is requested. And SPI3IFR bit is cleared by hardware when executing the corresponding interrupt. If SPI 3 interrupt is disable, SPI3IFR bit is cleared when user read the status register SPI3SR and then access (read/write) the data register SPI3DR.

11.11.4 SS3 pin function

1. When the SPI 3 is configured as a Slave, the SS3 pin is always input. If LOW signal come into SS3 pin, the SPI 3 logic is active. And if 'HIGH' signal come into SS3 pin, the SPI 3 logic is stop. In this time, SPI 3 logic will be reset and invalidated any received data.
2. When the SPI 3 is configured as a Master, the user can select the direction of the SS3 pin by port direction register (P22IO). If the SS3 pin is configured as an output, user can use general P22IO output mode. If the SS3 pin is configured as an input, 'HIGH' signal must come into SS3 pin to guarantee Master operation. If 'LOW' signal come into SS3 pin, the SPI 3 logic interprets this as another master selecting the SPI 3 as a slave and starting to send data to it. To avoid bus contention, MSB bit of SPICR will be cleared and the SPI 3 becomes a Slave and then, SPI3IFR bit of SPI3SR will be set and if the SPI 3 interrupt is enabled, an interrupt is requested.

NOTE)

1. When the SS3 pin is configured as an output at Master mode, SS3 pin's output value is defined by user's software (P22IO). Before SPI3CR setting, the direction of SS3 pin must be defined
2. If you don't need to use SS3 pin, clear the SPI3SSEN bit of SPI3SR. So, you can use disabled pin by P22IO freely. In this case, SS3 signal is driven by 'HIGH' or 'LOW' internally. In other words, master is 'HIGH', slave is 'LOW'
3. When SS3 pin is configured as input, if 'HIGH' signal come into SS3 pin, SS_HIGH flag bit will be set. And you can clear it by writing '0'.

11.11.5 SPI 3 Timing Diagram




Figure 11.54 SPI 3 Transmit/Receive Timing Diagram at CPHA = 0




Figure 11.55 SPI 3 Transmit/Receive Timing Diagram at CPHA = 1

11.11.6 Register Map

Name	Address	Dir	Default	Description
SPI3CR	400DH (XSFR)	R/W	00H	SPI3 Control Register
SPI3DR	400EH (XSFR)	R/W	00H	SPI3 Data Register
SPI3SR	400FH (XSFR)	R/W	00H	SPI3 Status Register

Table 11-18 SPI 3 Register Map

11.11.7 SPI 3 Register Description

The SPI 3 register consists of SPI 3 control register (SPI3CR), SPI 3 status register (SPI3SR) and SPI 3 data register (SPI3DR)

11.11.8 Register Description for SPI 3

SPI3DR (SPI 3 Data Register) : 400EH (XSFR)

7	6	5	4	3	2	1	0
SPI3DR7	SPI3DR6	SPI3DR5	SPI3DR4	SPI3DR3	SPI3DR2	SPI3DR1	SPI3DR0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Initial value : 00H

SPI3DR [7:0] SPI 3 Data

When it is written a byte to this data register, the SPI 3 will start an operation.

SPI3SR (SPI 3 Status Register) : 400FH (XSFR)

7	6	5	4	3	2	1	0
SPI3IFR	WCOL3	SS_HIGH3	–	FXCH3	SPI3SSEN	–	–
RW	R	RW	–	RW	RW	–	–

Initial value : 00H

- SPI3IFR** When SPI 3 Interrupt occurs, this bit becomes '1'. IF SPI 3 interrupt is enable, this bit is auto cleared by INT_ACK signal. And if SPI 3 Interrupt is disable, this bit is cleared when the status register SP3ISR is read and then access (read/write) the data register SPI3DR. Write '1' has no effect.

 - 0 SPI 3 Interrupt no generation
 - 1 SPI 3 Interrupt generation
- WCOL3** This bit is set if any data are written to the data register SPI3DR during transfer. This bit is cleared when the status register SPI3SR is read and then access (read/write) the data register SPI3DR

 - 0 No collision
 - 1 Collision
- SS_HIGH3** When the SS3 pin is configured as input, if "HIGH" signal comes into the pin, this flag bit will be set.

 - 0 Cleared when '0' is written
 - 1 No effect when '1' is written
- FXCH3** SPI 3 port function exchange control bit.

 - 0 No effect
 - 1 Exchange MOSI3 and MISO3 function
- SPI3SSEN** This bit controls the SS3 pin operation

 - 0 Disable
 - 1 Enable (The corresponding pin should be a normal input)

SPI3CR (SPI 3 Control Register) : 400DH (XSFR)

7	6	5	4	3	2	1	0
SPI3EN	FLSB3	SPI3MS	CPOL3	CPHA3	SPI3DSCR	SPI3SCR1	SPI3SCR0
RW	RW	RW	RW	RW	RW	RW	RW

Initial value : 00H

SPI3EN This bit controls the SPI 3 operation
 0 Disable SPI 3 operation
 1 Enable SPI 3 operation

FLSB3 This bit selects the data transmission sequence
 0 MSB first
 1 LSB first

SPI3MS This bit selects whether Master or Slave mode
 0 Slave mode
 1 Master mode

CPOL3 This two bits control the serial clock (SCK3) mode.
 CPHA3 Clock polarity (CPOL3) bit determine SCK3's value at idle mode.
 Clock phase (CPHA3) bit determine if data are sampled on the leading or trailing edge of SCK3.

CPOL3	CPHA3	Leading edge	Trailing edge
0	0	Sample (Rising)	Setup (Falling)
0	1	Setup (Rising)	Sample (Falling)
1	0	Sample (Falling)	Setup (Rising)
1	1	Setup (Falling)	Sample (Rising)

SPI3DSCR These three bits select the SCK3 rate of the device configured as a master. When
 SPI3SCR [1:0] DSCR bit is written one, SCK3 will be doubled in master mode.

SPI3DSCR	SPI3SCR 1	SPI3SCR 0	SCK3 frequency
0	0	0	fx/4
0	0	1	fx/16
0	1	0	fx/64
0	1	1	fx/128
1	0	0	fx/2
1	0	1	fx/8
1	1	0	fx/32
1	1	1	fx/64

11.12 UART2/3/4

11.12.1 Overview

The universal asynchronous serial receiver and transmitter (UART2/3/4) is a highly flexible serial communication device. The main features are listed below.

- Full Duplex Operation (Independent Serial Receive and Transmit Registers)
- Baud Rate Generator
- Supports Serial Frames with 5, 6, 7, 8 or 9 Data Bits and 1 or 2 Stop Bits
- Odd or Even Parity Generation and Parity Check Supported by Hardware
- Data OverRun Detection
- Framing Error Detection
- Three Separate Interrupts on TX Complete, TX Data Register Empty and RX Complete

UART2/3/4 has baud rate generator, transmitter and receiver. The baud rate generator for asynchronous operation. The Transmitter consists of a single write buffer, a serial shift register, parity generator and control logic for handling different serial frame formats. The write buffer allows continuous transfer of data without any delay between frames. The receiver is the most complex part of the UART2/3/4 module due to its clock and data recovery units. The recovery unit is used for asynchronous data reception. In addition to the recovery unit, the receiver includes a parity checker, a shift register, a two-level receive FIFO (UARTnDR) and control logic. The receiver supports the same frame formats as the transmitter and can detect frame error, data overrun and parity errors.

11.12.2 Block Diagram




Figure 11.56 UART Block Diagram(where n = 2,3 and 4)

11.12.3 Clock Generation




Figure 11.57 Clock Generation Block Diagram (where n = 2,3 and 4)

The clock generation logic generates the base clock for the transmitter and receiver.

Following table shows equations for calculating the baud rate (in bps).

Operating Mode	Equation for Calculating Baud Rate
Normal Mode(U2Xn=0)	$\text{Baud Rate} = \frac{f_x}{16(\text{UARTnBD} + 1)}$
Double Speed Mode(U2Xn=1)	$\text{Baud Rate} = \frac{f_x}{8(\text{UARTnBD} + 1)}$

Table 11-19 Equations for Calculating Baud Rate Register Setting(when n = 2,3 and 4)

11.12.4 Data format

A serial frame is defined to be one character of data bits with synchronization bits (start and stop bits) and optionally a parity bit for error detection.

The UART2/3/4 supports all 30 combinations of the following as valid frame formats.

- 1 start bit
- 5, 6, 7, 8 or 9 data bits
- no, even or odd parity bit
- 1 or 2 stop bits

A frame starts with the start bit followed by the least significant data bit (LSB). Then the next data bits, up to nine, are succeeding, ending with the most significant bit (MSB). If parity function is enabled, the parity bit is inserted between the last data bit and the stop bit. A high-to-low transition on data pin is considered as start bit. When a complete frame is transmitted, it can be directly followed by a new frame or the communication line can be set to an idle state. The idle means high state of data pin. The following figure shows the possible combinations of the frame formats. Bits inside brackets are optional.




Figure 11.58 Frame Format

1 data frame consists of the following bits

- Idle No communication on communication line (TxD/RxD)
- St Start bit (Low)
- Dn Data bits (0~8)
- Parity bit ----- Even parity, Odd parity, No parity
- Stop bit(s) ----- 1 bit or 2 bits

The frame format used by the UART2/3/4 is set by the UnSIZE[2:0], UnPM[1:0] and USBSn bits in UARTnCR1 and UARTnCR3 register. The Transmitter and Receiver use the same setting.

11.12.5 Parity bit

The parity bit is calculated by doing an exclusive-OR of all the data bits. If odd parity is used, the result of the exclusive-or is inverted. The parity bit is located between the MSB and first stop bit of a serial frame.

$$P_{\text{even}} = D_{n-1} \wedge \dots \wedge D_3 \wedge D_2 \wedge D_1 \wedge D_0 \wedge 0$$

$$P_{\text{odd}} = D_{n-1} \wedge \dots \wedge D_3 \wedge D_2 \wedge D_1 \wedge D_0 \wedge 1$$

P_{even} : Parity bit using even parity

P_{odd} : Parity bit using odd parity

D_n : Data bit n of the character

11.12.6 UART2/3/4 Transmitter

The UART2/3/4 transmitter is enabled by setting the TXEn bit in UARTnCR2 register. When the Transmitter is enabled, the TXDn pin should be set to TXDn function for the serial output pin of UART2/3/4 by the P6FSRH[1:0]/P5FSRL[5:4]/P5FSRL[2:1]. The baud-rate, operation mode and frame format must be setup once before doing any transmission.

11.12.7 Sending Tx data

A data transmission is initiated by loading the transmit buffer (UARTnDR register I/O location) with the data to be transmitted. The data written in transmit buffer is moved to the shift register when the shift register is ready to send a new frame. The shift register is loaded with the new data if it is in idle state or immediately after the last stop bit of the previous frame is transmitted. When the shift register is loaded with new data, it will transfer one complete frame according to the settings of control registers. If the 9-bit characters are used, the ninth bit must be written to the UnTX8 bit in UARTnCR3 register before it is loaded to the transmit buffer (UARTnDR register).

11.12.8 Transmitter flag and interrupt

The UART2/3/4 transmitter has 2 flags which indicate its state. One is UART2/3/4 data register empty flag (UDREn) and the other is transmit complete flag (TXCn). Both flags can be interrupt sources.

UDREn flag indicates whether the transmit buffer is ready to receive new data. This bit is set when the transmit buffer is empty and cleared when the transmit buffer contains data to be transmitted but has not yet been moved into the shift register. And also this flag can be cleared by writing '0' to this bit position. Writing '1' to this bit position is prevented.

When the data register empty interrupt enable (UDRIEn) bit in UARTnCR2 register is set and the global interrupt is enabled, UART2/3/4 data register empty interrupt is generated while UDREn flag is set.

The transmit complete (TXCn) flag bit is set when the entire frame in the transmit shift register has been shifted out and there is no more data in the transmit buffer. The TXCn flag is automatically cleared when the transmit complete interrupt service routine is executed or it can be cleared by writing '0' to TXCn bit in UARTnST register.

When the transmit complete interrupt enable (TXCIEn) bit in UARTnCR2 register is set and the global interrupt is enabled, UART2/3/4 transmit complete interrupt is generated while TXCn flag is set.

11.12.9 Parity Generator

The parity generator calculates the parity bit for the serial frame data to be sent. When parity bit is enabled (UnPM[1]=1), the transmitter control logic inserts the parity bit between the MSB and the first stop bit of the frame to be sent.

11.12.10 Disabling Transmitter

Disabling the transmitter by clearing the TXEn bit will not become effective until ongoing transmission is completed. When the Transmitter is disabled, the TXDn pin can be used as a normal general purpose I/O (GPIO).

11.12.11 UART Receiver

The UART2/3/4 receiver is enabled by setting the RXEn bit in the UARTnCR2 register. When the receiver is enabled, the RXDn pin should be set to the input port for the serial input pin of UART2/3/4 by P65IO/ P52IO/ P50IO bit. The baud-rate, mode of operation and frame format must be set before serial reception.

11.12.12 Receiving Rx data

The receiver starts data reception when it detects a valid start bit (LOW) on RXDn pin. Each bit after start bit is sampled at pre-defined baud-rate (asynchronous) and shifted into the receive shift register until the first stop bit of a frame is received. Even if there's 2nd stop bit in the frame, the 2nd stop bit is ignored by the receiver. That is, receiving the first stop bit means that a complete serial frame is present in the receiver shift register and contents of the shift register are to be moved into the receive buffer. The receive buffer is read by reading the UARTnDR register.

If 9-bit characters are used (UnSIZE[2:0] = "111"), the ninth bit is stored in the RX8n bit position in the UARTnCR3 register. The 9th bit must be read from the RX8n bit before reading the low 8 bits from the UARTnDR register. Likewise, the error flags FEn, DORn, PEn must be read before reading the data from UARTnDR register. It's because the error flags are stored in the same FIFO position of the receive buffer.

11.12.13 Receiver Flag and Interrupt

The UART2/3/4 receiver has one flag that indicates the receiver state.

The receive complete (RXCn) flag indicates whether there are unread data in the receive buffer. This flag is set when there are unread data in the receive buffer and cleared when the receive buffer is empty. If the receiver is disabled (RXEn=0), the receiver buffer is flushed and the RXCn flag is cleared.

When the receive complete interrupt enable (RXCIEn) bit in the UARTnCR2 register is set and global interrupt is enabled, the UART2/3/4 receiver complete interrupt is generated while RXCn flag is set.

The UART2/3/4 receiver has three error flags which are frame error (FEn), data overrun (DORn) and parity error (PEn). These error flags can be read from the UARTnST register. As received data are stored in the 2-level receive buffer, these error flags are also stored in the same position of receive buffer. So, before reading received data from UARTnDR register, read the UARTnST register first which contains error flags.

The frame error (FEn) flag indicates the state of the first stop bit. The FEn flag is '0' when the stop bit was correctly detected as '1' and the FE flag is '1' when the stop bit was incorrect, i.e. detected as '0'. This flag can be used for detecting out-of-sync conditions between data frames.

The data overrun (DORn) flag indicates data loss due to a receive buffer full condition. DORn occurs when the receive buffer is full and another new data is present in the receive shift register which are to be stored into the receive buffer. After the DORn flag is set, all the incoming data are lost. To prevent data loss or clear this flag, read the receive buffer.

The parity error (PEn) flag indicates that the frame in the receive buffer had a parity error when received. If parity check function is not enabled (UnPM[1]=0), the PEn bit is always read '0'.

11.12.14 Parity Checker

If parity bit is enabled (UnPM[1]=1), the Parity Checker calculates the parity of the data bits in incoming frame and compares the result with the parity bit from the received serial frame.

11.12.15 Disabling Receiver

In contrast to transmitter, disabling the Receiver by clearing RXEn bit makes the Receiver inactive immediately. When the receiver is disabled, the receiver flushes the receive buffer, the remaining data in the buffer is all reset and the RXDn pin can be used as a normal general purpose I/O (GPIO).

11.12.16 Asynchronous Data Reception

To receive asynchronous data frame, the UART includes a clock and data recovery unit. The clock recovery logic is used for synchronizing the internally generated baud-rate clock to the incoming asynchronous serial frame on the RXDn pin.

The data recovery logic samples and low pass filters the incoming bits and this removes the noise of RXDn pin.

The next figure illustrates the sampling process of the start bit of an incoming frame. The sampling rate is 16 times of the baud-rate in normal mode and 8 times the baud-rate for double speed mode ($U2Xn=1$). The horizontal arrows show the synchronization variation due to the asynchronous sampling process. Note that larger time variation is shown when using the double speed mode.




Figure 11.59 Start Bit Sampling (where $n = 2, 3$ and 4)

When the receiver is enabled ($RXEn=1$), the clock recovery logic tries to find a high-to-low transition on the $RXDn$ line, the start bit condition. After detecting high to low transition on $RXDn$ line, the clock recovery logic uses samples 8,9 and 10 for normal mode to decide if a valid start bit is received. If more than 2 samples have logical low level, it is considered that a valid start bit is detected and the internally generated clock is synchronized to the incoming data frame. And the data recovery can begin. The synchronization process is repeated for each start bit.

As described above, when the receiver clock is synchronized to the start bit, the data recovery can begin. Data recovery process is almost similar to the clock recovery process. The data recovery logic samples 16 times for each incoming bits for normal mode and 8 times for double speed mode and uses sample 8, 9 and 10 to decide data value. If more than 2 samples have low levels, the received bit is considered to a logic '0' and if more than 2 samples have high levels, the received bit is considered to a logic '1'. The data recovery process is then repeated until a complete frame is received including the first stop bit. The decided bit value is stored in the receive shift register in order. Note that the Receiver only uses the first stop bit of a frame. Internally, after receiving the first stop bit, the Receiver is in idle state and waiting to find start bit.




Figure 11.60 Sampling of Data and Parity Bit (where $n = 2,3$ and 4)

The process for detecting stop bit is like clock and data recovery process. That is, if 2 or more samples of 3 center values have high level, correct stop bit is detected, else a frame error (FEn) flag is set. After deciding whether the first stop bit is valid or not, the Receiver goes to idle state and monitors the RXD line to check a valid high to low transition is detected (start bit detection).




Figure 11.61 Stop Bit Sampling and Next Start Bit Sampling (where $n = 2,3$ and 4)

11.12.17 Register Map

Name	Address	Dir	Default	Description
UARTnCR1	4060H/4068H/4070H (XSFR)	R/W	00H	UARTn Control Register 1
UARTnCR2	4061H/4069H/4071H (XSFR)	R/W	00H	UARTn Control Register 2
UARTnCR3	4062H/406AH/4072H (XSFR)	R/W	00H	UARTn Control Register 3
UARTnST	4063H/406BH/4073H (XSFR)	R/W	80H	UARTn Status Register
UARTnBD	4064H/406CH/4074H (XSFR)	R/W	FFH	UARTn Baud Rate Generation Register
UARTnDR	4065H/406DH/4075H (XSFR)	R/W	00H	UARTn Data Register

Table 11-20 UART Register Map (where n = 2,3 and 4)

11.12.18 UART Register Description

UART2/3/4 module consists of UART2/3/4 baud rate generation register (UARTnBD), UART2/3/4 data register (UARTnDR), UART2/3/4 control register 1 (UARTnCR1), UART2/3/4 control register 2 (UARTnCR2), UART2/3/4 control register 3 (UARTnCR3) and UART2/3/4 status register (UARTnST).

11.12.19 Register Description for UART2/3/4

UARTnBD (UARTn Baud Rate Generation Register) : 4064H/406CH/4074H (XSFR), Where n = 2, 3 and 4

7	6	5	4	3	2	1	0
UARTnBD7	UARTnBD6	UARTnBD5	UARTnBD4	UARTnBD3	UARTnBD2	UARTnBD1	UARTnBD0
RW	RW	RW	RW	RW	RW	RW	RW

Initial value : FFH

UARTnBD [7:0] The value in this register is used to generate internal baud rate. To prevent malfunction, do not write '0'.

UARTnDR (UARTn Data Register) : 4065H/406DH/4075H (XSFR), Where n = 2, 3 and 4

7	6	5	4	3	2	1	0
UARTnDR7	UARTnDR6	UARTnDR5	UARTnDR4	UARTnDR3	UARTnDR2	UARTnDR1	UARTnDR0
RW	RW	RW	RW	RW	RW	RW	RW

Initial value : 00H

UARTnDR [7:0] The UARTn Transmit Buffer and Receive Buffer share the same I/O address with this DATA register. The Transmit Data Buffer is the destination for data written to the UARTnDR register. Reading the UARTnDR register returns the contents of the Receive Buffer.

Write this register only when the UDREn flag is set.

UARTnCR1 (UARTn Control Register 1) : 4060H/4068H/4070H (XSFR),, Where n = 2, 3 and 4

7	6	5	4	3	2	1	0
-	-	UnPM1	UnPM0	UnSIZE2	UnSIZE1	UnSIZE0	-
-	-	RW	RW	RW	RW	RW	-

Initial value : 00H

UnPM[1:0] Selects Parity Generation and Check methods

UnPM1	UnPM0	Parity
0	0	No Parity
0	1	Reserved
1	0	Even Parity
1	1	Odd Parity

UnSIZE[2:0] Selects the Length of Data Bits in Frame

UnSIZE2	UnSIZE1	UnSIZE0	Data Length
0	0	0	5 bit
0	0	1	6 bit
0	1	0	7 bit
0	1	1	8 bit
1	1	1	9 bit
Other values			Reserved

UARTnCR2 (UARTn Control Register 2) : 4061H/4069H/4071H (XSFR), Where n = 2, 3 and 4

7	6	5	4	3	2	1	0
UDRIEn	TXCIEn	RXCIEn	WAKEIEn	TXEn	RXEn	UARTnEN	U2Xn
RW	RW	RW	RW	RW	RW	RW	RW

Initial value : 00H

UDRIEn	Interrupt enable bit for UARTn Data Register Empty 0 Interrupt from UDREn is inhibited (use polling) 1 When UDREn is set, request an interrupt
TXCIEn	Interrupt enable bit for Transmit Complete 0 Interrupt from TXCn is inhibited (use polling) 1 When TXCn is set, request an interrupt
RXCIEn	Interrupt enable bit for Receive Complete 0 Interrupt from RXCn is inhibited (use polling) 1 When RXCn is set, request an interrupt
WAKEIEn	Interrupt enable bit for Wake in STOP mode. When device is in stop mode, if RXDn goes to LOW level an interrupt can be requested to wake-up system. At that time the UDRIEn bit and UARTnST register value should be set to '0b' and "00H", respectively. 0 Interrupt from Wake is inhibited 1 When WAKEn is set, request an interrupt
TXEn	Enables the transmitter unit 0 Transmitter is disabled 1 Transmitter is enabled
RXEn	Enables the receiver unit 0 Receiver is disabled 1 Receiver is enabled
UARTnEN	Activate UARTn module by supplying clock. When one of TXEn and RXEn values is "1", the UARTnEN bit always set to "1". 0 UARTn is disabled (clock is halted) 1 UARTn is enabled
U2Xn	This bit selects receiver sampling rate. 0 Normal operation 1 Double Speed operation

UARTnCR3 (UARTn Control Register 3) : 4062H/406AH/4072H (XSFR), Where n = 2, 3 and 4

7	6	5	4	3	2	1	0
-	LOOPSn	-	-	-	USBSn	UnTX8	UnRX8
-	RW	-	-	-	RW	RW	R

Initial value : 00H

- LOOPSn Controls the Loop Back Mode of UARTn, for test mode

 - 0 Normal operation
 - 1 Loop Back mode
- USBSn Selects the length of stop bit.

 - 0 1 Stop Bit
 - 1 2 Stop Bit
- UnTX8 The ninth bit of data frame in UARTn. Write this bit first before loading the UARTnDR register

 - 0 MSB (9th bit) to be transmitted is '0'
 - 1 MSB (9th bit) to be transmitted is '1'
- UnRX8 The ninth bit of data frame in UARTn. Read this bit first before reading the receive buffer

 - 0 MSB (9th bit) received is '0'
 - 1 MSB (9th bit) received is '1'

UARTnST (UARTn Status Register) : 4063H/406BH/4073H (XSFR), Where n = 2, 3 and 4

7	6	5	4	3	2	1	0
UDREn	TXCn	RXCn	WAKEn	SOFTTRSTn	DORn	FEn	PEn
RW	RW	R	RW	RW	R	RW	RW

Initial value : 80H

UDREn	The UDREn flag indicates if the transmit buffer (UARTnDR) is ready to receive new data. If UDREn is '1', the buffer is empty and ready to be written. This flag can generate a UDREn interrupt. Write '1' has no effect. 0 Transmit buffer is not empty. 1 Transmit buffer is empty.
TXCn	This flag is set when the entire frame in the transmit shift register has been shifted out and there is no new data currently present in the transmit buffer. This flag is automatically cleared when the interrupt service routine of a TXCn interrupt is executed. This flag can generate a TXCn interrupt. Write '1' has no effect. 0 Transmission is ongoing. 1 Transmit buffer is empty and the data in transmit shift register are shifted out completely.
RXCn	This flag is set when there are unread data in the receive buffer and cleared when all the data in the receive buffer are read. The RXCn flag can be used to generate a RXCn interrupt. Write '1' has no effect. 0 There is no data unread in the receive buffer 1 There are more than 1 data in the receive buffer
WAKEn	This flag is set when the RXDn pin is detected low while the CPU is in stop mode. This flag can be used to generate a WAKEn interrupt. This bit should be cleared by program software. Write '1' has no effect. 0 No WAKEn interrupt is generated. 1 WAKEn interrupt is generated.
SOFTTRSTn	This is an internal reset and only has effect on UARTn. Writing '1' to this bit initializes the internal logic of UARTn and this bit is automatically cleared. 0 No operation 1 Reset UARTn
DORn	This bit is set if a Data OverRun occurs. While this bit is set, the incoming data frame is ignored. This flag is valid until the receive buffer is read. 0 No Data OverRun 1 Data OverRun detected
FEn	This bit is set if the first stop bit of next character in the receive buffer is detected as '0'. This bit is valid until the receive buffer is read. 0 No Frame Error 1 Frame Error detected
PEn	This bit is set if the next character in the receive buffer has a Parity Error to be received while Parity Checking is enabled. This bit is valid until the receive buffer is read. 0 No Parity Error 1 Parity Error detected

11.12.20 Baud Rate setting (example)

Baud Rate	fx=1.00MHz		fx=1.8432MHz		fx=2.00MHz	
	UARTnBD	ERROR	UARTnBD	ERROR	UARTnBD	ERROR
2400	25	0.2%	47	0.0%	51	0.2%
4800	12	0.2%	23	0.0%	25	0.2%
9600	6	-7.0%	11	0.0%	12	0.2%
14.4k	3	8.5%	7	0.0%	8	-3.5%
19.2k	2	8.5%	5	0.0%	6	-7.0%
28.8k	1	8.5%	3	0.0%	3	8.5%
38.4k	1	-18.6%	2	0.0%	2	8.5%
57.6k	-	-	1	-25.0%	1	8.5%
76.8k	-	-	1	0.0%	1	-18.6%
115.2k	-	-	-	-	-	-
230.4k	-	-	-	-	-	-

Baud Rate	fx=3.6864MHz		fx=4.00MHz		fx=7.3728MHz	
	UARTnBD	ERROR	UARTnBD	ERROR	UARTnBD	ERROR
2400	95	0.0%	103	0.2%	191	0.0%
4800	47	0.0%	51	0.2%	95	0.0%
9600	23	0.0%	25	0.2%	47	0.0%
14.4k	15	0.0%	16	2.1%	31	0.0%
19.2k	11	0.0%	12	0.2%	23	0.0%
28.8k	7	0.0%	8	-3.5%	15	0.0%
38.4k	5	0.0%	6	-7.0%	11	0.0%
57.6k	3	0.0%	3	8.5%	7	0.0%
76.8k	2	0.0%	2	8.5%	5	0.0%
115.2k	1	0.0%	1	8.5%	3	0.0%
230.4k	-	-	-	-	1	0.0%
250k	-	-	-	-	1	-7.8%
0.5M	-	-	-	-	-	-

Baud Rate	fx=8.00MHz		fx=11.0592MHz	
	UARTnBD	ERROR	UARTnBD	ERROR
2400	207	0.2%	-	-
4800	103	0.2%	143	0.0%
9600	51	0.2%	71	0.0%
14.4k	34	-0.8%	47	0.0%
19.2k	25	0.2%	35	0.0%
28.8k	16	2.1%	23	0.0%
38.4k	12	0.2%	17	0.0%
57.6k	8	-3.5%	11	0.0%
76.8k	6	-7.0%	8	0.0%
115.2k	3	8.5%	5	0.0%
230.4k	1	8.5%	2	0.0%
250k	1	0.0%	2	-7.8%
0.5M	-	-	-	-
1M	-	-	-	-

Where n = 2,3 and 4

Table 11-21 Examples of UARTnBD Settings for Commonly Used Oscillator Frequencies

11.13 USI0/1 (UART + SPI + I2C)

11.13.1 Overview

The USI0/1 consists of USI0/1 control register1/2/3/4, USI0/1 status register 1/2, USI0/1 baud-rate generation register, USI0/1 data register, USI0/1 SDA hold time register, USI0/1 SCL high period register, USI0/1 SCL low period register and USI0/1 slave address register (USInCR1, USInCR2, USInCR3, USInCR4, USInST1, USInST2, USInBD, USInDR, USInSDHR, USInSCHR, USInSCLR, USInSAR).

The operation mode is selected by the operation mode of USI0/1 selection bits (USInMS[1:0]).

It has four operating modes:

- Asynchronous mode (UART)
- Synchronous mode
- SPI mode
- I2C mode

11.13.2 USI0/1 UART Mode

The universal synchronous and asynchronous serial receiver and transmitter (UART) is a highly flexible serial communication device. The main features are listed below.

- Full Duplex Operation (Independent Serial Receive and Transmit Registers)
- Asynchronous or Synchronous Operation
- Baud Rate Generator
- Supports Serial Frames with 5,6,7,8 or 9 Data Bits and 1 or 2 Stop Bits
- Odd or Even Parity Generation and Parity Check Supported by Hardware
- Data OverRun Detection
- Framing Error Detection
- Three Separate Interrupts on TX Complete, TX Data Register Empty and RX Complete
- Double Speed Asynchronous communication mode

USI0/1 has three main parts of clock generator, Transmitter and receiver. The clock generation logic consists of synchronization logic for external clock input used by synchronous or SPI slave operation and the baud rate generator for asynchronous or master (synchronous or SPI) operation.

The Transmitter consists of a single write buffer, a serial shift register, parity generator and control logic for handling different serial frame formats. The write buffer allows continuous transfer of data without any delay between frames. The receiver is the most complex part of the UART module due to its clock and data recovery units. The recovery unit is used for asynchronous data reception. In addition to the recovery unit, the receiver includes a parity checker, a shift register, a two-level receive FIFO (USInDR) and control logic. The receiver supports the same frame formats as the transmitter and can detect frame error, data overrun and parity errors.

11.13.3 USI0/1 UART Block Diagram




Figure 11.62 USI0/1 UART Block Diagram (Where n = 0 and 1)

11.13.4 USI0/1 Clock Generation




Figure 11.63 Clock Generation Block Diagram (USIn, where n = 0 and 1)

The clock generation logic generates the base clock for the transmitter and receiver. The USI0/1 supports four modes of clock operation and those are normal asynchronous, double speed asynchronous, master synchronous and slave synchronous mode. The clock generation scheme for master SPI and slave SPI mode is the same as master synchronous and slave synchronous operation mode. The USInMS[1:0] bits in USInCR1 register selects asynchronous or synchronous operation. Asynchronous double speed mode is controlled by the DBLSn bit in the USInCR2 register. The MASTERn bit in USInCR3 register controls whether the clock source is internal (master mode, output pin) or external (slave mode, input pin). The SCKn pin is active only when the USI0/1 operates in synchronous or SPI mode.

Following table shows the equations for calculating the baud rate (in bps).

Operating Mode	Equation for Calculating Baud Rate
Asynchronous Normal Mode (DBLSn=0)	$\text{Baud Rate} = \frac{f_x}{16(\text{USInBD} + 1)}$
Asynchronous Double Speed Mode (DBLSn=1)	$\text{Baud Rate} = \frac{f_x}{8(\text{USInBD} + 1)}$
Synchronous or SPI Master Mode	$\text{Baud Rate} = \frac{f_x}{2(\text{USInBD} + 1)}$

Table 11-22 Equations for Calculating USI0/1 Baud Rate Register Setting

11.13.5 USI0/1 External Clock (SCKn)

External clocking is used in the synchronous mode of operation.

External clock input from the SCKn pin is sampled by a synchronization logic to remove meta-stability. The output from the synchronization logic must be passed through an edge detector before it is used by the transmitter and receiver. This process introduces two CPU clock period delay. The maximum frequency of the external SCKn pin is limited up to 1MHz.

11.13.6 USI0/1 Synchronous mode operation

When synchronous or SPI mode is used, the SCKn pin will be used as either clock input (slave) or clock output (master). Data sampling and transmitter is issued on the different edge of SCKn clock each other. For example, if data input on RXDn (MISO in SPI mode) pin is sampled on the rising edge of SCKn clock, data output on TXDn (MOSI in SPI mode) pin is altered on the falling edge.

The CPOLn bit in USInCR1 register selects which SCKn clock edge is used for data sampling and which is used for data change. As shown in the figure below, when CPOLn is zero, the data will be changed at rising SCKn edge and sampled at falling SCKn edge.




Figure 11.64 Synchronous Mode SCKn Timing (USIn , where n = 0 and 1)

11.13.7 USI0/1 UART Data format

A serial frame is defined to be one character of data bits with synchronization bits (start and stop bits) and optionally a parity bit for error detection.

The UART supports all 30 combinations of the following as valid frame formats.

- 1 start bit
- 5, 6, 7, 8 or 9 data bits
- no, even or odd parity bit
- 1 or 2 stop bits

A frame starts with the start bit followed by the least significant data bit (LSB). Then the next data bits, up to nine, are succeeding, ending with the most significant bit (MSB). If parity function is enabled, the parity bit is inserted between the last data bit and the stop bit. A high-to-low transition on data pin is considered as start bit. When a complete frame is transmitted, it can be directly followed by a new frame or the communication line can be set to an idle state. The idle means high state of data pin. The following figure shows the possible combinations of the frame formats. Bits inside brackets are optional.




Figure 11.65 Frame Format (USI0/1)

1 data frame consists of the following bits

- Idle No communication on communication line (TXDn/RXDn)
- St Start bit (Low)
- Dn Data bits (0~8)
- Parity bit ----- Even parity, Odd parity, No parity
- Stop bit(s) ----- 1 bit or 2 bits

The frame format used by the UART is set by the USInS[2:0], USInPM[1:0] bits in USInCR1 register and USInSB bit in USInCR3 register. The Transmitter and Receiver use the same setting.

11.13.8 USI0/1 UART Parity bit

The parity bit is calculated by doing an exclusive-OR of all the data bits. If odd parity is used, the result of the exclusive-O is inverted. The parity bit is located between the MSB and first stop bit of a serial frame.

$$P_{\text{even}} = D_{n-1} \wedge \dots \wedge D_3 \wedge D_2 \wedge D_1 \wedge D_0 \wedge 0$$

$$P_{\text{odd}} = D_{n-1} \wedge \dots \wedge D_3 \wedge D_2 \wedge D_1 \wedge D_0 \wedge 1$$

P_{even} : Parity bit using even parity

P_{odd} : Parity bit using odd parity

D_n : Data bit n of the character

11.13.9 USI0/1 UART Transmitter

The UART transmitter is enabled by setting the TXEn bit in USInCR2 register. When the Transmitter is enabled, the TXDn pin should be set to TXDn function for the serial output pin of UART by the P3FSRL[3:2]/P5FSRH[4:3]. The baud-rate, operation mode and frame format must be setup once before doing any transmission. In synchronous operation mode, the SCKn pin is used as transmission clock, so it should be selected to do SCKn function by P3FSRL[1:0]/P5FSRH[2:1].

11.13.10 USI0/1 UART Sending Tx data

A data transmission is initiated by loading the transmit buffer (USInDR register I/O location) with the data to be transmitted. The data written in transmit buffer is moved to the shift register when the shift register is ready to send a new frame. The shift register is loaded with the new data if it is in idle state or immediately after the last stop bit of the previous frame is transmitted. When the shift register is loaded with new data, it will transfer one complete frame according to the settings of control registers. If the 9-bit characters are used in asynchronous or synchronous operation mode, the ninth bit must be written to the USInTX8 bit in USInCR3 register before it is loaded to the transmit buffer (USInDR register).

11.13.11 USI0/1 UART Transmitter flag and interrupt

The UART transmitter has 2 flags which indicate its state. One is UART data register empty flag (DREn) and the other is transmit complete flag (TXCn). Both flags can be interrupt sources.

DREn flag indicates whether the transmit buffer is ready to receive new data. This bit is set when the transmit buffer is empty and cleared when the transmit buffer contains data to be transmitted but has not yet been moved into the shift register. And also this flag can be cleared by writing '0' to this bit position. Writing '1' to this bit position is prevented.

When the data register empty interrupt enable (DRIEn) bit in USInCR2 register is set and the global interrupt is enabled, USInST1 status register empty interrupt is generated while DREn flag is set.

The transmit complete (TXCn) flag bit is set when the entire frame in the transmit shift register has been shifted out and there is no more data in the transmit buffer. The TXCn flag is automatically cleared when the transmit complete interrupt service routine is executed or it can be cleared by writing '0' to TXCn bit in USInST1 register.

When the transmit complete interrupt enable (TXCIEn) bit in USInCR2 register is set and the global interrupt is enabled, UART transmit complete interrupt is generated while TXCn flag is set.

11.13.12 USI0/1 UART Parity Generator

The parity generator calculates the parity bit for the serial frame data to be sent. When parity bit is enabled (USInPM1=1), the transmitter control logic inserts the parity bit between the MSB and the first stop bit of the frame to be sent.

11.13.13 UART Disabling Transmitter

Disabling the transmitter by clearing the TXEn bit will not become effective until ongoing transmission is completed. When the Transmitter is disabled, the TXDn pin can be used as a normal general purpose I/O (GPIO).

11.13.14 USI0/1 UART Receiver

The UART receiver is enabled by setting the RXEn bit in the USInCR2 register. When the receiver is enabled, the RXDn pin should be set to RXDn function for the serial input pin of UART by P3FSRL[5:4]/P5FSRH[6:5]. The baud-rate, mode of operation and frame format must be set before serial reception. In synchronous or SPI operation mode the SCKn pin is used as transfer clock, so it should be selected to do SCKn function by P3FSRL[1:0]/P5FSRH[2:1]. In SPI operation mode the SSn input pin in slave mode or can be configured as SSn output pin in master mode. This can be done by setting USInSSEN bit in USnCR3 register.

11.13.15 USI0/1 UART Receiving Rx data

When UART is in synchronous or asynchronous operation mode, the receiver starts data reception when it detects a valid start bit (LOW) on RXDn pin. Each bit after start bit is sampled at pre-defined baud-rate (asynchronous) or sampling edge of SCKn (synchronous) and shifted into the receive shift register until the first stop bit of a frame is received. Even if there's 2nd stop bit in the frame, the 2nd stop bit is ignored by the receiver. That is, receiving the first stop bit means that a complete serial frame is present in the receiver shift register and contents of the shift register are to be moved into the receive buffer. The receive buffer is read by reading the USInDR register.

If 9-bit characters are used (USInS[2:0] = "111"), the ninth bit is stored in the USInRX8 bit position in the USInCR3 register. The 9th bit must be read from the USInRX8 bit before reading the low 8 bits from the USInDR register. Likewise, the error flags FEn, DORn, PEn must be read before reading the data from USInDR register. It's because the error flags are stored in the same FIFO position of the receive buffer.

11.13.16 USI0/1 UART Receiver Flag and Interrupt

The UART receiver has one flag that indicates the receiver state.

The receive complete (RXCn) flag indicates whether there are unread data in the receive buffer. This flag is set when there are unread data in the receive buffer and cleared when the receive buffer is empty. If the receiver is disabled (RXEn=0), the receiver buffer is flushed and the RXCn flag is cleared.

When the receive complete interrupt enable (RXCIEn) bit in the USInCR2 register is set and global interrupt is enabled, the UART receiver complete interrupt is generated while RXCn flag is set.

The UART receiver has three error flags which are frame error (FEn), data overrun (DORn) and parity error (PEn). These error flags can be read from the USInST1 register. As received data are stored in the 2-level receive buffer, these error flags are also stored in the same position of receive buffer. So, before reading received data from USInDR register, read the USInST1 register first which contains error flags.

The frame error (FEn) flag indicates the state of the first stop bit. The FEn flag is '0' when the stop bit was correctly detected as "1" and the FEn flag is "1" when the stop bit was incorrect, i.e. detected as "0". This flag can be used for detecting out-of-sync conditions between data frames.

The data overrun (DORn) flag indicates data loss due to a receive buffer full condition. DORn occurs when the receive buffer is full and another new data is present in the receive shift register which are to be stored into the receive buffer. After the DORn flag is set, all the incoming data are lost. To prevent data loss or clear this flag, read the receive buffer.

The parity error (PEn) flag indicates that the frame in the receive buffer had a parity error when received. If parity check function is not enabled (USInPM1=0), the PEn bit is always read "0".

11.13.17 USI0/1 UART Parity Checker

If parity bit is enabled (USInPM1=1), the Parity Checker calculates the parity of the data bits in incoming frame and compares the result with the parity bit from the received serial frame.

11.13.18 USI0/1 UART Disabling Receiver

In contrast to transmitter, disabling the Receiver by clearing RXEn bit makes the Receiver inactive immediately. When the receiver is disabled, the receiver flushes the receive buffer, the remaining data in the buffer is all reset and the RXDn pin can be used as a normal general purpose I/O (GPIO).

11.13.19 USI0/1 Asynchronous Data Reception

To receive asynchronous data frame, the UART includes a clock and data recovery unit. The clock recovery logic is used for synchronizing the internally generated baud-rate clock to the incoming asynchronous serial frame on the RXDn pin.

The data recovery logic samples and low pass filters the incoming bits and this removes the noise of RXDn pin.

The next figure illustrates the sampling process of the start bit of an incoming frame. The sampling rate is 16 times of the baud-rate in normal mode and 8 times the baud-rate for double speed mode (DBLSn=1). The horizontal arrows show the synchronization variation due to the asynchronous sampling process. Note that larger time variation is shown when using the double speed mode.




Figure 11.66 Asynchronous Start Bit Sampling (USIn, where n = 0 and 1)

When the receiver is enabled (RXEn=1), the clock recovery logic tries to find a high-to-low transition on the RXDn line, the start bit condition. After detecting high to low transition on RXDn line, the clock recovery logic uses samples 8, 9 and 10 for normal mode to decide if a valid start bit is received. If more than 2 samples have logical low level, it is considered that a valid start bit is detected and the internally generated clock is synchronized to the incoming data frame. And the data recovery can begin. The synchronization process is repeated for each start bit.

As described above, when the receiver clock is synchronized to the start bit, the data recovery can begin. Data recovery process is almost similar to the clock recovery process. The data recovery logic samples 16 times for each incoming bits for normal mode and 8 times for double speed mode and uses sample 8, 9 and 10 to decide data value. If more than 2 samples have low levels, the received bit is considered to a logic '0' and if more than 2 samples have high levels, the received bit is considered to a logic '1'. The data recovery process is then repeated until a complete frame is received including the first stop bit. The decided bit value is stored in the receive shift register in order. Note that the Receiver only uses the first stop bit of a frame. Internally, after receiving the first stop bit, the Receiver is in idle state and waiting to find start bit.




Figure 11.67 Asynchronous Sampling of Data and Parity Bit (USIn, where n = 0 and 1)

The process for detecting stop bit is like clock and data recovery process. That is, if 2 or more samples of 3 center values have high level, correct stop bit is detected, else a frame error (FEn) flag is set. After deciding whether the first stop bit is valid or not, the Receiver goes to idle state and monitors the RXDn line to check a valid high to low transition is detected (start bit detection).




Figure 11.68 Stop Bit Sampling and Next Start Bit Sampling (USIn, where n = 0 and 1)

11.13.20 USI0/1 SPI Mode

The USI0/1 can be set to operate in industrial standard SPI compliant mode. The SPI mode has the following features.

- Full Duplex, Three-wire synchronous data transfer
- Master and Slave Operation
- Supports all four SPI0 modes of operation (mode 0, 1, 2 and 3)
- Selectable LSB first or MSB first data transfer
- Double buffered transmit and receive
- Programmable transmit bit rate

When SPI mode is enabled (USInMS[1:0]="11"), the slave select (SSn) pin becomes active LOW input in slave mode operation or can be output in master mode operation if USInSSEN bit is set to '0'.

Note that during SPI mode of operation, the pin RXDn is renamed as MISON and TXDn is renamed as MOSIn for compatibility to other SPI devices.

11.13.21 USI0/1 SPI Clock Formats and Timing

To accommodate a wide variety of synchronous serial peripherals from different manufacturers, the USI0/1 has a clock polarity bit (CPOLn) and a clock phase control bit (CPHAN) to select one of four clock formats for data transfers. CPOLn selectively insert an inverter in series with the clock. CPHAn chooses between two different clock phase relationships between the clock and data. Note that CPHAn and CPOLn bits in USInCR1 register have different meanings according to the USInMS[1:0] bits which decides the operating mode of USI0/1.

Table below shows four combinations of CPOLn and CPHAn for SPI mode 0, 1, 2 and 3.

SPI Mode	CPOLn	CPHAn	Leading Edge	Trailing Edge
0	0	0	Sample (Rising)	Setup (Falling)
1	0	1	Setup (Rising)	Sample (Falling)
2	1	0	Sample (Falling)	Setup (Rising)
3	1	1	Setup (Falling)	Sample (Rising)

Table 11-23 CPOLn Functionality (where n = 0 and 1)




Figure 11.69 USI0/1 SPI Clock Formats when CPHAn=0 (where n = 0 and 1)

When CPHAn=0, the slave begins to drive its MISOIn output with the first data bit value when SSn goes to active low. The first SCKn edge causes both the master and the slave to sample the data bit value on their MISOIn and MOSIn inputs, respectively. At the second SCKn edge, the USI0/1 shifts the second data bit value out to the MOSIn and MISOIn outputs of the master and slave, respectively. Unlike the case of CPHAn=1, when CPHAn=0, the slave's SSn input must go to its inactive high level between transfers. This is because the slave can prepare the first data bit when it detects falling edge of SSn input.




Figure 11.70 USI0/1 SPI Clock Formats when CPHAn=1 (where n = 0 and 1)

When CPHAn=1, the slave begins to drive its MISOIn output when SSn goes active low, but the data is not defined until the first SCKn edge. The first SCKn edge shifts the first bit of data from the shifter onto the MOSIn output of the master and the MISOIn output of the slave. The next SCKn edge causes both the master and slave to sample the data bit value on their MISOIn and MOSIn inputs, respectively. At the third SCKn edge, the USI0/1 shifts the second data bit value out to the MOSIn and MISOIn output of the master and slave respectively. When CPHAn=1, the slave's SSn input is not required to go to its inactive high level between transfers.

Because the SPI logic reuses the USI0/1 resources, SPI mode of operation is similar to that of synchronous or asynchronous operation. An SPI transfer is initiated by checking for the USI0/1 Data Register Empty flag (DREn=1) and then writing a byte of data to the USInDR Register. In master mode of operation, even if transmission is not enabled (TXEn=0), writing data to the USInDR register is necessary because the clock SCKn is generated from transmitter block.

11.13.22 USI0/1 SPI Block Diagram




Figure 11.71 USI0/1 SPI Block Diagram (where n = 0 and 1)

11.13.23 USI0/1 I2C Mode

The USI0/1 can be set to operate in industrial standard serial communication protocols mode. The I2C mode uses 2 bus lines serial data line (SDAn) and serial clock line (SCLn) to exchange data. Because both SDAn and SCLn lines are open-drain output, each line needs pull-up resistor. The features are as shown below.

- Compatible with I2C bus standard
- Multi-master operation
- Up to 400kHz data transfer read speed
- 7 bit address
- Both master and slave operation
- Bus busy detection

11.13.24 USI0/1 I2C Bit Transfer

The data on the SDAn line must be stable during HIGH period of the clock, SCLn. The HIGH or LOW state of the data line can only change when the clock signal on the SCLn line is LOW. The exceptions are START(S), repeated START(Sr) and STOP(P) condition where data line changes when clock line is high.




Figure 11.72 Bit Transfer on the I2C-Bus (USIn, where n = 0 and 1)

11.13.25 USI0/1 I2C Start / Repeated Start / Stop

One master can issue a START (S) condition to notice other devices connected to the SCLn, SDAn lines that it will use the bus. A STOP (P) condition is generated by the master to release the bus lines so that other devices can use it. A high to low transition on the SDAn line while SCLn is high defines a START (S) condition. A low to high transition on the SDAn line while SCLn is high defines a STOP (P) condition. START and STOP conditions are always generated by the master. The bus is considered to be busy after START condition. The bus is considered to be free again after STOP condition, ie, the bus is busy between START and STOP condition. If a repeated START condition (Sr) is generated instead of STOP condition, the bus stays busy. So, the START and repeated START conditions are functionally identical.




Figure 11.73 START and STOP Condition (USIn, where n = 0 and 1)

11.13.26 USI0/1 I2C Data Transfer

Every byte put on the SDAn line must be 8-bits long. The number of bytes that can be transmitted per transfer is unlimited. Each byte has to be followed by an acknowledge bit. Data is transferred with the most significant bit (MSB) first. If a slave can't receive or transmit another complete byte of data until it has performed some other function, it can hold the clock line SCLn LOW to force the master into a wait state. Data transfer then continues when the slave is ready for another byte of data and releases clock line SCLn.




Figure 11.74 Data Transfer on the I2C-Bus (USIn, where n = 0 and 1)

11.13.27 USI0/1 I2C Acknowledge

The acknowledge related clock pulse is generated by the master. The transmitter releases the SDAn line (HIGH) during the acknowledge clock pulse. The receiver must pull down the SDAn line during the acknowledge clock pulse so that it remains stable LOW during the HIGH period of this clock pulse. When a slave is addressed by a master (Address Packet) and if it is unable to receive or transmit because it's performing some real time function, the data line must be left HIGH by the slave. And also, when a slave addressed by a master is unable to receive more data bits, the slave receiver must release the SDAn line (Data Packet). The master can then generate either a STOP condition to abort the transfer or a repeated START condition to start a new transfer.

If a master receiver is involved in a transfer, it must signal the end of data to the slave transmitter by not generating an acknowledge on the last byte that was clocked out of the slave. The slave transmitter must release the data line to allow the master to generate a STOP or repeated START condition.




Figure 11.75 Acknowledge on the I2C-Bus (USIn, where n = 0 and 1)

11.13.28 USI0/1 I2C Synchronization / Arbitration

Clock synchronization is performed using the wired-AND connection of I2C interfaces to the SCLn line. This means that a HIGH to LOW transition on the SCLn line will cause the devices concerned to start counting off their LOW period and it will hold the SCLn line in that state until the clock HIGH state is reached. However the LOW to HIGH transition of this clock may not change the state of the SCLn line if another clock is still within its LOW period. In this way, a synchronized SCLn clock is generated with its LOW period determined by the device with the longest clock LOW period and its HIGH period determined by the one with the shortest clock HIGH period.

A master may start a transfer only if the bus is free. Two or more masters may generate a START condition. Arbitration takes place on the SDAn line, while the SCLn line is at the HIGH level, in such a way that the master which transmits a HIGH level, while another master is transmitting a LOW level will switch off its DATA output state because the level on the bus doesn't correspond to its own level. Arbitration continues for many bits until a winning master gets the ownership of I2C bus. Its first stage is comparison of the address bits.




Figure 11.76 Clock Synchronization during Arbitration Procedure (USIn, where n = 0 and 1)




Figure 11.77 Arbitration Procedure of Two Masters (USIn, where n = 0 and 1)

11.13.29 USI0/1 I2C Operation

The I2C is byte-oriented and interrupt based. Interrupts are issued after all bus events except for a transmission of a START condition. Because the I2C is interrupt based, the application software is free to carry on other operations during a I2C byte transfer.

Note that when a I2C interrupt is generated, IICnIFR flag in USInCR4 register is set, it is cleared when all interrupt source bits in the USInST2 register are cleared to “0b”. When I2C interrupt occurs, the SCLn line is hold LOW until clearing “0b” all interrupt source bits in USInST2 register. When the IICnIFR flag is set, the USInST2 contains a value indicating the current state of the I2C bus. According to the value in USInST2, software can decide what to do next.

I2C can operate in 4 modes by configuring master/slave, transmitter/receiver. The operating mode is configured by a winning master. A more detailed explanation follows below.

11.13.30 USI0/1 I2C Master Transmitter

To operate I2C in master transmitter, follow the recommended steps below.

1. Enable I2C by setting USInMS[1:0] bits in USInCR1 and USInEN bit in USInCR2. This provides main clock to the peripheral.
2. Load SLAn+W into the USInDR where SLAn is address of slave device and W is transfer direction from the viewpoint of the master. For master transmitter, W is '0'. Note that USInDR is used for both address and data.
3. Configure baud rate by writing desired value to both USInSCLR and USInSCHR for the Low and High period of SCLn line.
4. Configure the USInSDHR to decide when SDAn changes value from falling edge of SCLn. If SDAn should change in the middle of SCLn LOW period, load half the value of USInSCLR to the USInSDHR.
5. Set the STARTCn bit in USInCR4. This transmits a START condition. And also configure how to handle interrupt and ACK signal. When the STARTCn bit is set, 8-bit data in USInDR is transmitted out according to the baud-rate.
6. This is ACK signal processing stage for address packet transmitted by master. When 7-bit address and 1-bit transfer direction is transmitted to target slave device, the master can know whether the slave acknowledged or not in the 9th high period of SCLn. If the master gains bus mastership, I2C generates GCALLn interrupt regardless of the reception of ACK from the slave device. When I2C loses bus mastership during arbitration process, the MLOSTn bit in USInST2 is set and I2C waits in idle state or can be operate as an addressed slave. To operate as a slave when the MLOSTn bit in USInST2 is set, the ACKnEN bit in USInCR4 must be set and the received 7-bit address must equal to the USInSLA[6:0] bits in USInSAR. In this case I2C operates as a slave transmitter or a slave receiver (go to appropriate section). In this stage, I2C holds the SCLn LOW. This is because to decide whether I2C continues serial transfer or STOP communication. The following steps continue assuming that I2C does not lose mastership during first data transfer.

I2C (Master) can choose one of the following cases regardless of the reception of ACK signal from slave.

- 1) Master receives ACK signal from slave, so continues data transfer because slave can receive more data from master. In this case, load data to transmit to USInDR.
- 2) Master STOP data transfer even if it receives ACK signal from slave. In this case, set the STOPCn bit in USInCR4.
- 3) Master transmits repeated START condition with not checking ACK signal. In this case, load SLAn+R/W into the USInDR and set STARTCn bit in USInCR4.

After doing one of the actions above, clear to "0b" all interrupt source bits in USInST to release SCLn line. In case of 1), move to step 7. In case of 2), move to step 9 to handle STOP interrupt. In case of 3), move to step 6 after transmitting the data in USInDR and if transfer direction bit is '1' go to master receiver section.

7. 1-Byte of data is being transmitted. During data transfer, bus arbitration continues.

8. This is ACK signal processing stage for data packet transmitted by master. I2C holds the SCLn LOW. When I2C loses bus mastership while transmitting data arbitrating other masters, the MLOSTn bit in USInST2 is set. If then, I2C waits in idle state. When the data in USInDR is transmitted completely, I2C generates TENDn interrupt.

I2C can choose one of the following cases regardless of the reception of ACK signal from slave.

- 1) Master receives ACK signal from slave, so continues data transfer because slave can receive more data from master. In this case, load data to transmit to USInDR.
- 2) Master STOP data transfer even if it receives ACK signal from slave. In this case, set the STOPCn bit in USInCR4.
- 3) Master transmits repeated START condition with not checking ACK signal. In this case, load SLAn+R/W into the USInDR and set the STARTCn bit in USInCR4.

After doing one of the actions above, clear to "0b" all interrupt source bits in USInST2 to release SCLn line. In case of 1), move to step 7. In case of 2), move to step 9 to handle STOP interrupt. In case of 3), move to step 6 after transmitting the data in USInDR and if transfer direction bit is '1' go to master receiver section.

9. This is the final step for master transmitter function of I2C, handling STOP interrupt. The STOP bit indicates that data transfer between master and slave is over. To clear USInST2, write "0" to USInST2. After this, I2C enters idle state.

11.13.31 USI0/1 I2C Master Receiver

To operate I2C in master receiver, follow the recommended steps below.

1. Enable I2C by setting USInMS[1:0] bits in USInCR1 and USInEN bit in USInCR2. This provides main clock to the peripheral.
2. Load SLAn+R into the USInDR where SLA is address of slave device and R is transfer direction from the viewpoint of the master. For master receiver, R is '1'. Note that USInDR is used for both address and data.
3. Configure baud rate by writing desired value to both USInSCLR and USInSCHR for the Low and High period of SCLn line.
4. Configure the USInSDHR to decide when SDAn changes value from falling edge of SCLn. If SDAn should change in the middle of SCLn LOW period, load half the value of USInSCLR to the USInSDHR.
5. Set the STARTCn bit in USInCR4. This transmits a START condition. And also configure how to handle interrupt and ACK signal. When the STARTCn bit is set, 8-bit data in USInDR is transmitted out according to the baud-rate.
6. This is ACK signal processing stage for address packet transmitted by master. When 7-bit address and 1-bit transfer direction is transmitted to target slave device, the master can know whether the slave acknowledged or not in the 9th high period of SCLn. If the master gains bus mastership, I2C generates GCALL interrupt regardless of the reception of ACK from the slave device. When I2C loses bus mastership during arbitration process, the MLOSTn bit in USInST2 is set and I2C waits in idle state or can be operate as an addressed slave. To operate as a slave when the MLOSTn bit in USInST2 is set, the ACKnEN bit in USInCR4 must be set and the received 7-bit address must equal to the USInSLA[6:0] bits in USInSAR. In this case I2C operates as a slave transmitter or a slave receiver (go to appropriate section). In this stage, I2C holds the SCLn LOW. This is because to decide whether I2C continues serial transfer or STOP communication. The following steps continue assuming that I2C does not lose mastership during first data transfer.

I2C (Master) can choose one of the following cases according to the reception of ACK signal from slave.

- 1) Master receives ACK signal from slave, so continues data transfer because slave can prepare and transmit more data to master. Configure ACKnEN bit in USInCR4 to decide whether I2C ACKnowledges the next data to be received or not.
- 2) Master STOP data transfer because it receives no ACK signal from slave. In this case, set the STOPCn bit in USInCR4.
- 3) Master transmits repeated START condition due to no ACK signal from slave. In this case, load SLAn+RW into the USInDR and set STARTCn bit in USInCR4.

After doing one of the actions above, clear to "0b" all interrupt source bits in USInST2 to release SCLn line. In case of 1), move to step 7. In case of 2), move to step 9 to handle STOP interrupt. In case of 3), move to step 6 after transmitting the data in USInDR and if transfer direction bit is '0' go to master transmitter section.

7. 1-Byte of data is being received.

8. This is ACK signal processing stage for data packet transmitted by slave. I2C holds the SCLn LOW. When 1-Byte of data is received completely, I2C generates TENDn interrupt.

I2C can choose one of the following cases according to the RXACKn flag in USInST2.

- 1) Master continues receiving data from slave. To do this, set ACKnEN bit in USInCR4 to ACKnowledge the next data to be received.
- 2) Master wants to terminate data transfer when it receives next data by not generating ACK signal. This can be done by clearing ACKnEN bit in USInCR4.
- 3) Because no ACK signal is detected, master terminates data transfer. In this case, set the STOPCn bit in USInCR4.
- 4) No ACK signal is detected and master transmits repeated START condition. In this case, load SLAn+R/W into the USInDR and set the STARTCn bit in USInCR4.

After doing one of the actions above, clear to "0b" all interrupt source bits in USInST2 to release SCLn line. In case of 1) and 2), move to step 7. In case of 3), move to step 9 to handle STOP interrupt. In case of 4), move to step 6 after transmitting the data in USInDR and if transfer direction bit is '0' go to master transmitter section.

9. This is the final step for master receiver function of I2C, handling STOP interrupt. The STOP bit indicates that data transfer between master and slave is over. To clear USInST2, write "0" to USInST2. After this, I2C enters idle state.

11.13.32 USI0/1 I2C Slave Transmitter

To operate I2C in slave transmitter, follow the recommended steps below.

1. If the main operating clock (SCLK) of the system is slower than that of SCLn, load value 0x00 into USInSDHR to make SDA_n change within one system clock period from the falling edge of SCL_n. Note that the hold time of SDA_n is calculated by SDAH x period of SCLK where SDAH is multiple of number of SCLK coming from USInSDHR. When the hold time of SDA_n is longer than the period of SCLK, I2C (slave) cannot transmit serial data properly.
2. Enable I2C by setting USInMS[1:0] bits in USInCR1, IICnIE bit in USInCR4 and USInEN bit in USInCR2. This provides main clock to the peripheral.
3. When a START condition is detected, I2C receives one byte of data and compares it with USInSLA[6:0] bits in USInSAR. If the GCALL_n bit in USInSAR is enabled, I2C compares the received data with value 0x00, the general call address.
4. If the received address does not equal to USInSLA[6:0] bits in USInSAR, I2C enters idle state ie, waits for another START condition. Else if the address equals to USInSLA[6:0] bits and the ACKnEN bit is enabled, I2C generates SSEL_n interrupt and the SCL_n line is held LOW. Note that even if the address equals to USInSLA[6:0] bits, when the ACKnEN bit is disabled, I2C enters idle state. When SSEL_n interrupt occurs, load transmit data to USInDR and clear to "0b" all interrupt source bits in USInST2 to release SCL_n line.
5. Byte of data is being transmitted.
6. In this step, I2C generates TEND_n interrupt and holds the SCL_n line LOW regardless of the reception of ACK signal from master. Slave can select one of the following cases.
 - 1) No ACK signal is detected and I2C waits STOP or repeated START condition.
 - 2) ACK signal from master is detected. Load data to transmit into USInDR.

After doing one of the actions above, clear to "0b" all interrupt source bits in USInST2 to release SCL_n line. In case of 1) move to step 7 to terminate communication. In case of 2) move to step 5. In either case, a repeated START condition can be detected. For that case, move step 4.

7. This is the final step for slave transmitter function of I2C, handling STOP interrupt. The STOPC_n bit indicates that data transfer between master and slave is over. To clear USInST2, write "0" to USInST2. After this, I2C enters idle state.

11.13.33 USI0/1 I2C Slave Receiver

To operate I2C in slave receiver, follow the recommended steps below.

1. If the main operating clock (SCLK) of the system is slower than that of SCLn, load value 0x00 into USInSDHR to make SDA_n change within one system clock period from the falling edge of SCLn. Note that the hold time of SDA_n is calculated by SDAH x period of SCLK where SDAH is multiple of number of SCLK coming from USInSDHR. When the hold time of SDA_n is longer than the period of SCLK, I2C (slave) cannot transmit serial data properly.
2. Enable I2C by setting USInMS[1:0] bits in USInCR1, IICnIE bit in USInCR4 and USInEN bit in USInCR2. This provides main clock to the peripheral.
3. When a START condition is detected, I2C receives one byte of data and compares it with USInSLA[6:0] bits in USInSAR. If the GCALLn bit in USInSAR is enabled, I2C compares the received data with value 0x00, the general call address.
4. If the received address does not equal to SLAn bits in USInSAR, I2C enters idle state ie, waits for another START condition. Else if the address equals to SLAn bits and the ACKnEN bit is enabled, I2C generates SSELn interrupt and the SCLn line is held LOW. Note that even if the address equals to SLAn bits, when the ACKnEN bit is disabled, I2C enters idle state. When SSELn interrupt occurs and I2C is ready to receive data, clear to "0b" all interrupt source bits in USInST2 to release SCLn line.
5. Byte of data is being received.
6. In this step, I2C generates TENDn interrupt and holds the SCLn line LOW regardless of the reception of ACK signal from master. Slave can select one of the following cases.
 - 1) No ACK signal is detected (ACKnEN=0) and I2C waits STOP or repeated START condition.
 - 2) ACK signal is detected (ACKnEN=1) and I2C can continue to receive data from master.

After doing one of the actions above, clear to "0b" all interrupt source bits in USInST2 to release SCLn line. In case of 1) move to step 7 to terminate communication. In case of 2) move to step 5. In either case, a repeated START condition can be detected. For that case, move step 4.

7. This is the final step for slave receiver function of I2C, handling STOP interrupt. The STOPCn bit indicates that data transfer between master and slave is over. To clear USInST2, write "0" to USInST2. After this, I2C enters idle state.

11.13.34 USI0/1 I2C Block Diagram




Figure 11.78 USI0/1 I2C Block Diagram (where n = 0 and 1)

11.13.35 Register Map

Name	Address	Dir	Default	Description
USInCR1	4030H/4040H (XSFR)	R/W	00H	USIn Control Register 1
USInCR2	4031H/4041H (XSFR)	R/W	00H	USIn Control Register 2
USInCR3	4032H/4042H (XSFR)	R/W	00H	USIn Control Register 3
USInCR4	4033H/4043H (XSFR)	R/W	00H	USIn Control Register 4
USInST1	4038H/4048H (XSFR)	R/W	00H	USIn Status Register 1
USInST2	4039H/4049H (XSFR)	R	00H	USIn Status Register 2
USInBD	403AH/404AH (XSFR)	R/W	FFH	USIn Baud Rate Generation Register
USInSDHR	403BH/404BH (XSFR)	R/W	01H	USIn SDA Hold Time Register
USInDR	403CH/404CH (XSFR)	R/W	00H	USIn Data Register
USInSCLR	403DH/404DH (XSFR)	R/W	3FH	USIn SCL Low Period Register
USInSCHR	403EH/404EH (XSFR)	R/W	3FH	USIn SCL High Period Register
USInSAR	403FH/404FH (XSFR)	R/W	00H	USIn Slave Address Register

Table 11-24 USI0/1 Register Map (where n = 0 and 1)

11.13.36 Register Description

USI0/1 module consists of USI0/1 baud rate generation register (USInBD), USI0/1 data register (USInDR), USI0/1 SDA hold time register (USInSDHR), USI0/1 SCL high period register (USInSCHR), USI0/1 SCL low period Register (USInSCLR), USI0/1 slave address register (USInSAR), USI0/1 control register 1/2/3/4 (USInCR1/2/3/4), USI0/1 status register 1/2 (USInST1/2).

11.13.37 Register Description for USI0/1

USInBD (USI0/1 Baud- Rate Generation Register: For UART and SPI mode) : 403AH/404AH (XSFR), n = 0 and 1

7	6	5	4	3	2	1	0
USInBD7	USInBD6	USInBD5	USInBD4	USInBD3	USInBD2	USInBD1	USInBD0
RW	RW	RW	RW	RW	RW	RW	RW

Initial value : FFH

USInBD[7:0] The value in this register is used to generate internal baud rate in asynchronous mode or to generate SCKn clock in SPI mode. To prevent malfunction, do not write '0' in asynchronous mode and do not write '0' or '1' in SPI mode.

NOTE)

1. In common with USInSAR register, USInBD register is used for slave address register when the USI0/1 I2C mode.

USInDR (USI0/1 Data Register: For UART, SPI and I2C mode) : 403CH/404CH (XSFR), n = 0 and 1

7	6	5	4	3	2	1	0
USInDR7	USInDR6	USInDR5	USInDR4	USInDR3	USInDR2	USInDR1	USInDR0
RW	RW	RW	RW	RW	RW	RW	RW

Initial value : 00H

USInDR[7:0] The USIn transmit buffer and receive buffer share the same I/O address with this DATA register. The transmit data buffer is the destination for data written to the USInDR register. Reading the USInDR register returns the contents of the receive buffer.

Write to this register only when the DREn flag is set. In SPI master mode, the SCK clock is generated when data are written to this register.

USInSDHR (USI0/1 SDA Hold Time Register: For I2C mode) : 403BH/404BH (XSFR), n = 0 and 1

7	6	5	4	3	2	1	0
USInSDHR7	USInSDHR6	USInSDHR5	USInSDHR4	USInSDHR3	USInSDHR2	USInSDHR1	USInSDHR0
RW	RW	RW	RW	RW	RW	RW	RW

Initial value : 01H

USInSDHR[7:0] The register is used to control SDA_n output timing from the falling edge of SCL_n in I2C mode.

NOTE)

1. That SDA is changed after $t_{SCLK} \times USInSDHR$. In master mode, load half the value of USInSCLR to this register to make SDA change in the middle of SCL.
2. In slave mode, configure this register regarding the frequency of SCL from master.
3. The SDA is changed after $t_{SCLK} \times (USInSDHR+2)$ in master mode. So, to insure operation in slave mode, the value $t_{SCLK} \times (USInSDHR + 1)$ must be smaller than the period of SCL.

USInSCHR (USI0/1 SCL High Period Register: For I2C mode) : 403EH/404EH (XSFR), n = 0 and 1

7	6	5	4	3	2	1	0
USInSCHR7	USInSCHR6	USInSCHR5	USInSCHR4	USInSCHR3	USInSCHR2	USInSCHR1	USInSCHR0
RW	RW	RW	RW	RW	RW	RW	RW

Initial value : 3FH

USInSCHR[7:0] This register defines the high period of SCL_n when it operates in I2C master mode. The base clock is SCLK, the system clock and the period is calculated by the formula: $t_{SCLK} \times (4 \times USInSCHR + 2)$ where t_{SCLK} is the period of SCLK.

So, the operating frequency of I2C master mode is calculated by the following equation.

$$f_{I2C} = \frac{1}{t_{SCLK} \times (4 \times (USInSCLR + USInSCHR) + 4)}$$

USInSCLR (USI0/1 SCL Low Period Register: For I2C mode) : 403DH/404DH (XSFR), n = 0 and 1

7	6	5	4	3	2	1	0
USInSCLR7	USInSCLR6	USInSCLR5	USInSCLR4	USInSCLR3	USInSCLR2	USInSCLR1	USInSCLR0
RW	RW	RW	RW	RW	RW	RW	RW

Initial value : 3FH

USInSCLR[7:0] This register defines the high period of SCL when it operates in I2C master mode.
The base clock is SCLK, the system clock and the period is calculated by the formula:
 $t_{SCLK} \times (4 \times USInSCLR + 2)$ where t_{SCLK} is the period of SCLK.

USInSAR (USI0/1 Slave Address Register: For I2C mode) : 403FH/404FH (XSFR), n = 0 and 1

7	6	5	4	3	2	1	0
USInSLA6	USInSLA5	USInSLA4	USInSLA3	USInSLA2	USInSLA1	USInSLA0	USInGCE
RW	RW	RW	RW	RW	RW	RW	RW

Initial value : 00H

USInSLA[6:0] These bits configure the slave address of I2C when it operates in I2C slave mode.

USInGCE This bit decides whether I2C allows general call address or not in I2C slave mode.

0 Ignore general call address

1 Allow general call address

USInCR1 (USI0/1 Control Register 1: For UART, SPI and I2C mode) : 4030H/4040H (XSFR), n = 0 and 1

7	6	5	4	3	2	1	0
USInMS1	USInMS0	USInPM1	USInPM0	USInS2	USInS1 ORDn	USInS0 CPHAn	CPOLn
RW	RW	RW	RW	RW	RW	RW	RW

Initial value : 00H

USInMS[1:0]	Selects operation mode of USIn			
	USInMS1	USInMS0	Operation mode	
	0	0	Asynchronous Mode (UART)	
	0	1	Synchronous Mode (UART)	
	1	0	I2C mode	
	1	1	SPI mode	
USInPM[1:0]	Selects parity generation and check methods (only UART mode)			
	USInPM1	USInPM0	Parity	
	0	0	No Parity	
	0	1	Reserved	
	1	0	Even Parity	
	1	1	Odd Parity	
USInS[2:0]	When in asynchronous or synchronous mode of operation, selects the length of data bits in frame			
	USInS2	USInS1	USInS0	Data Length
	0	0	0	5 bit
	0	0	1	6 bit
	0	1	0	7 bit
	0	1	1	8 bit
	1	0	0	Reserved
	1	0	1	Reserved
	1	1	0	Reserved
	1	1	1	9 bit
ORDn	This bit in the same bit position with USInS1. The MSB of the data byte is transmitted first when set to '1' and the LSB when set to '0' (only SPI mode)			
	0	LSB-first		
	1	MSB-first		
CPOLn	This bit determines the clock polarity of ACK in synchronous or SPI mode.			
	0	TXD change@Rising Edge, RXD change@Falling Edge		
	1	TXD change@Falling Edge, RXD change@Rising Edge		
CPHAn	This bit is in the same bit position with USInS0. This bit determines if data are sampled on the leading or trailing edge of SCK (only SPI mode).			
	CPOLn	CPHAn	Leading edge	Trailing edge
	0	0	Sample (Rising)	Setup (Falling)
	0	1	Setup (Rising)	Sample (Falling)
	1	0	Sample (Falling)	Setup (Rising)
	1	1	Setup (Falling)	Sample (Rising)
CPOLn	This bit determines the clock polarity of ACK in synchronous or SPI mode.			
	0	TXD change@Rising Edge, RXD change@Falling Edge		
	1	TXD change@Falling Edge, RXD change@Rising Edge		

USInCR2 (USI0/1 Control Register 2: For UART, SPI and I2C mode) : 4031H/4041H (XSFR), n = 0 and 1

7	6	5	4	3	2	1	0
DRIEn	TXCIEn	RXCIEn	WAKEIEn	TXEn	RXEn	USInEN	DBLSn
RW	RW	RW	RW	RW	RW	RW	RW

Initial value : 00H

DRIEn	Interrupt enable bit for data register empty (only UART and SPI mode). 0 Interrupt from DREn is inhibited (use polling) 1 When DREn is set, request an interrupt
TXCIEn	Interrupt enable bit for transmit complete (only UART and SPI mode). 0 Interrupt from TXCn is inhibited (use polling) 1 When TXCn is set, request an interrupt
RXCIEn	Interrupt enable bit for receive complete (only UART and SPI mode). 0 Interrupt from RXCn is inhibited (use polling) 1 When RXCn is set, request an interrupt
WAKEIEn	Interrupt enable bit for asynchronous wake in STOP mode. When device is in stop mode, if RXDn goes to low level an interrupt can be requested to wake-up system. (only UART mode). At that time the DRIEn bit and USInST1 register value should be set to '0b' and "00H", respectively. 0 Interrupt from Wake is inhibited 1 When WAKEn is set, request an interrupt
TXEn	Enables the transmitter unit (only UART and SPI mode). 0 Transmitter is disabled 1 Transmitter is enabled
RXEn	Enables the receiver unit (only UART and SPI mode). 0 Receiver is disabled 1 Receiver is enabled
USInEN	Activate USIn function block by supplying. 0 USIn is disabled 1 USIn is enabled
DBLSn	This bit selects receiver sampling rate (only UART). 0 Normal asynchronous operation 1 Double Speed asynchronous operation

USInCR3 (USI0/1 Control Register 3: For UART, SPI and I2C mode) : 4032H/4042H (XSFR), n = 0 and 1

7	6	5	4	3	2	1	0
MASTERn	LOOPSn	DISSCKn	USInSSEN	FXCHn	USInSB	USInTX8	USInRX8
RW	RW	RW	RW	RW	RW	RW	R

Initial value : 00H

- MASTERn** Selects master or slave in SPI and synchronous mode operation and controls the direction of SCKn pin

 - 0 Slave mode operation (External clock for SCK).
 - 1 Master mode operation (Internal clock for SCK).
- LOOPSn** Controls the loop back mode of USIn for test mode (only UART and SPI mode)

 - 0 Normal operation
 - 1 Loop Back mode
- DISSCKn** In synchronous mode of operation, selects the waveform of SCKn output

 - 0 ACK is free-running while UART is enabled in synchronous master mode
 - 1 ACK is active while any frame is on transferring
- USInSSEN** This bit controls the SSn pin operation (only SPI mode)

 - 0 Disable
 - 1 Enable (The SSn pin should be a normal input)
- FXCHn** SPI port function exchange control bit (only SPI mode)

 - 0 No effect
 - 1 Exchange MOSIn and MISOOn function
- USInSB** Selects the length of stop bit in asynchronous or synchronous mode of operation.

 - 0 1 Stop Bit
 - 1 2 Stop Bit
- USInTX8** The ninth bit of data frame in asynchronous or synchronous mode of operation. Write this bit first before loading the USInDR register

 - 0 MSB (9th bit) to be transmitted is '0'
 - 1 MSB (9th bit) to be transmitted is '1'
- USInRX8** The ninth bit of data frame in asynchronous or synchronous mode of operation. Read this bit first before reading the receive buffer (only UART mode).

 - 0 MSB (9th bit) received is '0'
 - 1 MSB (9th bit) received is '1'

USInCR4 (USI0/1 Control Register 4: For I2C mode) : 4033H/4043H (XSFR), n = 0 and 1

7	6	5	4	3	2	1	0
IICnIFR	–	TXDLYENBn	IICnIE	ACKnEN	IMASTERn	STOPCn	STARTCn
R	–	RW	RW	RW	R	RW	RW

Initial value : 00H

IICnIFR	This is an interrupt flag bit for I2C mode. When an interrupt occurs, this bit becomes '1'. This bit is cleared when all interrupt source bits in the USInST2 register are cleared to "0b". Writing "1" has no effect.
	0 I2C interrupt no generation
	1 I2C interrupt generation
TXDLYENBn	USInSDHR register control bit
	0 Enable USInSDHR register
	1 Disable USInSDHR register
IICnIE	Interrupt Enable bit for I2C mode
	0 Interrupt from I2C is inhibited (use polling)
	1 Enable interrupt for I2C
ACKnEN	Controls ACK signal Generation at ninth SCL period.
	0 No ACK signal is generated (SDA =1)
	1 ACK signal is generated (SDA =0)
	NOTE) ACK signal is output (SDA =0) for the following 3 cases.
	1. When received address packet equals to USInSLA bits in USInSAR.
	2. When received address packet equals to value 0x00 with GCALLn enabled.
	3. When I2C operates as a receiver (master or slave)
IMASTERn	Represent operating mode of I2C
	0 I2C is in slave mode
	1 I2C is in master mode
STOPCn	When I2C is master, STOP condition generation
	0 No effect
	1 STOP condition is to be generated
STARTCn	When I2C is master, START condition generation
	0 No effect
	1 START or repeated START condition is to be generated

USInST1 (USI0/1 Status Register 1: For UART and SPI mode) : 4038H/4048H (XSFR), n = 0 and 1

7	6	5	4	3	2	1	0
DREn	TXCn	RXCn	WAKEn	USInRST	DORn	FEn	PEn
RW	RW	R	RW	RW	R	RW	RW

Initial value : 80H

- DREn** The DREn flag indicates if the transmit buffer (USInDR) is ready to receive new data. If DREn is '1', the buffer is empty and ready to be written. This flag can generate a DREn interrupt.

 - 0 Transmit buffer is not empty.
 - 1 Transmit buffer is empty.
- TXCn** This flag is set when the entire frame in the transmit shift register has been shifted out and there is no new data currently present in the transmit buffer. This flag is automatically cleared when the interrupt service routine of a TXCn interrupt is executed. This flag can generate a TXCn interrupt. This bit is automatically cleared.

 - 0 Transmission is ongoing.
 - 1 Transmit buffer is empty and the data in transmit shift register are shifted out completely.
- RXCn** This flag is set when there are unread data in the receive buffer and cleared when all the data in the receive buffer are read. The RXCn flag can be used to generate a RXCn interrupt.

 - 0 There is no data unread in the receive buffer
 - 1 There are more than 1 data in the receive buffer
- WAKEn** This flag is set when the RXDn pin is detected low while the CPU is in STOP mode. This flag can be used to generate a WAKEn interrupt. This bit is set only when in asynchronous mode of operation. This bit should be cleared by program software. (only UART mode)

 - 0 No WAKE interrupt is generated.
 - 1 WAKE interrupt is generated
- USInRST** This is an internal reset and only has effect on USIn. Writing '1' to this bit initializes the internal logic of USIn and this bit is automatically cleared to '0'.

 - 0 No operation
 - 1 Reset USIn
- DORn** This bit is set if a Data OverRun occurs. While this bit is set, the incoming data frame is ignored. This flag is valid until the receive buffer is read.

 - 0 No Data OverRun
 - 1 Data OverRun detected
- FEn** This bit is set if the first stop bit of next character in the receive buffer is detected as '0'. This bit is valid until the receive buffer is read. (only UART mode)

 - 0 No Frame Error
 - 1 Frame Error detected
- PEn** This bit is set if the next character in the receive buffer has a Parity Error to be received while Parity Checking is enabled. This bit is valid until the receive buffer is read. (only UART mode)

 - 0 No Parity Error
 - 1 Parity Error detected

USInST2 (USI0/1 Status Register 2: For I2C mode) : 4039H/4049H (XSFR), n = 0 and 1

7	6	5	4	3	2	1	0
GCALLn	TENDn	STOPDn	SSELn	MLOSTn	BUSYn	TMODEn	RXACKn
RW	RW	RW	RW	RW	RW	R	RW

Initial value : 00H

GCALLn ^(NOTE)	This bit has different meaning depending on whether I2C is master or slave. When I2C is a master, this bit represents whether it received AACK (address ACK) from slave. 0 No AACK is received (Master mode) 1 AACK is received (Master mode) When I2C is a slave, this bit is used to indicated general call. 0 General call address is not detected (Slave mode) 1 General call address is detected (Slave mode)
TENDn ^(NOTE)	This bit is set when 1-byte of data is transferred completely 0 1 byte of data is not completely transferred 1 1 byte of data is completely transferred
STOPDn ^(NOTE)	This bit is set when a STOP condition is detected. 0 No STOP condition is detected 1 STOP condition is detected
SSELn ^(NOTE)	This bit is set when I2C is addressed by other master. 0 I2C is not selected as a slave 1 I2C is addressed by other master and acts as a slave
MLOSTn ^(NOTE)	This bit represents the result of bus arbitration in master mode. 0 I2C maintains bus mastership 1 I2C maintains bus mastership during arbitration process
BUSYn	This bit reflects bus status. 0 I2C bus is idle, so a master can issue a START condition 1 I2C bus is busy
TMODEn	This bit is used to indicate whether I2C is transmitter or receiver. 0 I2C is a receiver 1 I2C is a transmitter
RXACKn	This bit shows the state of ACK signal 0 No ACK is received 1 ACK is received at ninth SCL period

NOTE)

1. The GCALLn, TENDn, STOPDn, SSELn, and MLOSTn bits can be source of interrupt.
2. When an I2C interrupt occurs except for STOP mode, the SCLn line is hold LOW. To release SCLn, Clear to "0b" all interrupt source bits in USInST2 register.
3. The GCALLn, TENDn, STOPDn, SSELn, MLOSTn, and RXACKn bits are cleared when "0b" is written to the corresponding bit.

11.13.38 Baud Rate setting (example)

Baud Rate	fx=1.00MHz		fx=1.8432MHz		fx=2.00MHz	
	USI0BD/USI1BD	ERROR	USI0BD/USI1BD	ERROR	USI0BD/USI1BD	ERROR
2400	25	0.2%	47	0.0%	51	0.2%
4800	12	0.2%	23	0.0%	25	0.2%
9600	6	-7.0%	11	0.0%	12	0.2%
14.4k	3	8.5%	7	0.0%	8	-3.5%
19.2k	2	8.5%	5	0.0%	6	-7.0%
28.8k	1	8.5%	3	0.0%	3	8.5%
38.4k	1	-18.6%	2	0.0%	2	8.5%
57.6k	-	-	1	-25.0%	1	8.5%
76.8k	-	-	1	0.0%	1	-18.6%
115.2k	-	-	-	-	-	-
230.4k	-	-	-	-	-	-

Baud Rate	fx=3.6864MHz		fx=4.00MHz		fx=7.3728MHz	
	USI0BD/USI1BD	ERROR	USI0BD/USI1BD	ERROR	USI0BD/USI1BD	ERROR
2400	95	0.0%	103	0.2%	191	0.0%
4800	47	0.0%	51	0.2%	95	0.0%
9600	23	0.0%	25	0.2%	47	0.0%
14.4k	15	0.0%	16	2.1%	31	0.0%
19.2k	11	0.0%	12	0.2%	23	0.0%
28.8k	7	0.0%	8	-3.5%	15	0.0%
38.4k	5	0.0%	6	-7.0%	11	0.0%
57.6k	3	0.0%	3	8.5%	7	0.0%
76.8k	2	0.0%	2	8.5%	5	0.0%
115.2k	1	0.0%	1	8.5%	3	0.0%
230.4k	-	-	-	-	1	0.0%
250k	-	-	-	-	1	-7.8%
0.5M	-	-	-	-	-	-

Baud Rate	fx=8.00MHz		fx=11.0592MHz	
	USI0BD/USI1BD	ERROR	USI0BD/USI1BD	ERROR
2400	207	0.2%	-	-
4800	103	0.2%	143	0.0%
9600	51	0.2%	71	0.0%
14.4k	34	-0.8%	47	0.0%
19.2k	25	0.2%	35	0.0%
28.8k	16	2.1%	23	0.0%
38.4k	12	0.2%	17	0.0%
57.6k	8	-3.5%	11	0.0%
76.8k	6	-7.0%	8	0.0%
115.2k	3	8.5%	5	0.0%
230.4k	1	8.5%	2	0.0%
250k	1	0.0%	2	-7.8%
0.5M	-	-	-	-
1M	-	-	-	-

Table 11-25 Examples of USI0BD and USI1BD Settings for Commonly Used Oscillator Frequencies

11.14 12-Bit A/D Converter

11.14.1 Overview

The analog-to-digital converter (A/D) allows conversion of an analog input signal to corresponding 12-bit digital value. The A/D module has twelve analog inputs. The output of the multiplexer is the input into the converter which generates the result through successive approximation. The A/D module has four registers which are the A/D converter control high register (ADCCRH), A/D converter control low register (ADCCRL), A/D converter data high register (ADCDRH) and A/D converter data low register (ADCDDL). The channels to be converted are selected by setting ADSEL[3:0]. To execute A/D conversion, TRIG[2:0] bits should be set to 'xxx'. The register ADCDRH and ADCDDL contains the results of the A/D conversion. When the conversion is completed, the result is loaded into the ADCDRH and ADCDDL, the A/D conversion status bit AFLAG is set to '1' and the A/D interrupt is set. During A/D conversion, AFLAG bit is read as '0'.

11.14.2 Conversion Timing

The A/D conversion process requires 4 steps (4 clock edges) to convert each bit and 10 clocks to set up A/D conversion. Therefore, total of 58 clocks are required to complete a 12-bit conversion: When fxx/8 is selected for conversion clock with a 12MHz fxx clock frequency, one clock cycle is 0.66 μ s. Each bit conversion requires 4 clocks, the conversion rate is calculated as follows:

4 clocks/bit \times 12 bits + set-up time = 58 clocks,

58 clock \times 0.66 μ s = 38.28 μ s at 1.5 MHz (12 MHz/8)

NOTE)

1. The A/D converter needs at least 20 μ s for conversion time. So you must set the conversion time more than 20 μ s.

11.14.3 Block Diagram




Figure 11.79 12-bit ADC Block Diagram




Figure 11.80 A/D Analog Input Pin with Capacitor




Figure 11.81 A/D Power Pin with Capacitor

11.14.4 ADC Operation




Figure 11.82 ADC Operation for Align Bit




Figure 11.83 A/D Converter Operation Flow

11.14.5 Register Map

Name	Address	Dir	Default	Description
ADCCRH	4003H (XSFR)	R/W	00H	A/D Converter Control High Register
ADCCRL	4002H (XSFR)	R/W	00H	A/D Converter Control Low Register
ADCDRH	4001H (XSFR)	R	xxH	A/D Converter Data High Register
ADC DRL	4000H (XSFR)	R	xxH	A/D Converter Data Low Register

Table 11-26 ADC Register Map

11.14.6 ADC Register Description

The ADC register consists of A/D converter data high register (ADCDRH), A/D converter data low register (ADC DRL), A/D converter control high register (ADCCRH) and A/D converter control low register (ADCCRL).

11.14.7 Register Description for ADC

ADCDRH (A/D Converter Data High Register) : 4001H (XSFR)

7	6	5	4	3	2	1	0
ADDM11	ADDM10	ADDM9	ADDM8	ADDM7 ADDL11	ADDM6 ADDL10	ADDM5 ADDL9	ADDM4 ADDL8
R	R	R	R	R	R	R	R

Initial value : xxH

ADDM[11:4] MSB align, A/D Converter High Result (8-bit)

ADDL[11:8] LSB align, A/D Converter High Result (4-bit)

ADCDRL (A/D Converter Data Low Register) : 4000H (XSFR)

7	6	5	4	3	2	1	0
ADDM3 ADDL7	ADDM2 ADDL6	ADDM1 ADDL5	ADDM0 ADDL4	ADDL3	ADDL2	ADDL1	ADDL0
R	R	R	R	R-	R	R	R

Initial value : xxH

ADDM[3:0] MSB align, A/D Converter Low Result (4-bit)

ADDL[7:0] LSB align, A/D Converter Low Result (8-bit)

ADCCRH (A/D Converter High Register) : 4003H (XSFR)

7	6	5	4	3	2	1	0
ADCIE	ADCIFR	TRIG2	TRIG1	TRIG0	ALIGN	CKSEL1	CKSEL0
RW	RW	RW	RW	RW	RW	RW	RW

Initial value : 00H

ADCIE	Enable or Disable A/DC Interrupt			
	0	Disable		
	1	Enable		
ADCIFR	When ADC interrupt occurs, this bit becomes '1'. For clearing bit, write '0' to this bit or auto clear by INT_ACK signal. Write '1' has no effect.			
	0	ADC Interrupt no generation		
	1	ADC Interrupt generation		
TRIG[2:0]	A/D Trigger Signal Selection			
	TRIG2	TRIG1	TRIG0	Description
	0	0	0	ADST
	0	0	1	Timer 3 A match signal
	0	1	0	Timer 4 A match signal
	0	1	1	Timer 5 A match signal
	1	0	0	Timer 8 overflow event signal
	1	0	1	Timer 8 A match event signal
	1	1	0	Timer 8 B match event signal
	1	1	1	Timer 8 C match event signal
ALIGN	A/D Converter data align selection.			
	0	MSB align (ADCDRH[7:0], ADCDRL[7:4])		
	1	LSB align (ADCRDH[3:0], ADCDRL[7:0])		
CKSEL[1:0]	A/D Converter Clock selection			
	CKSEL1	CKSEL0	Description	
	0	0	fx/1	
	0	1	fx/2	
	1	0	fx/4	
	1	1	fx/8	

ADCCRL (A/D Converter Counter Low Register) : 4002H (XSFR)

7	6	5	4	3	2	1	0
STBY	ADST	-	AFLAG	ADSEL3	ADSEL2	ADSEL1	ADSEL0
RW	RW	-	R	RW	RW	RW	RW

Initial value : 00H

STBY	Control Operation of A/D (The ADC module is automatically disabled at stop mode)				
	0	ADC module disable			
	1	ADC module enable			
ADST	Control A/D Conversion Start.				
	0	No effect			
	1	Trigger signal generation for conversion start			
AFLAG	A/D Converter Operation State (This bit is cleared to '0' when the STBY bit is set to '0' or when the CPU is at STOP mode)				
	0	During A/D Conversion			
	1	A/D Conversion finished			
ADSEL[3:0]	A/D Converter input selection				
	ADSEL3	ADSEL2	ADSEL1	ADSEL0	Description
	0	0	0	0	AN0
	0	0	0	1	AN1
	0	0	1	0	AN2
	0	0	1	1	AN3
	0	1	0	0	AN4
	0	1	0	1	AN5
	0	1	1	0	AN6
	0	1	1	1	AN7
	1	0	0	0	AN8
	1	0	0	1	AN9
	1	0	1	0	AN10
	1	0	1	1	AN11
	1	1	0	0	AN12
	1	1	0	1	AN13
	1	1	1	0	AN14
	1	1	1	1	VDD18

11.15 12-Bit D/A Converter

11.15.1 Overview

The digital-to-analog converter (D/A) uses successive approximation logic to convert 12-bit digital value to an analog output level. The D/A module has six registers which are the D/A converter control register (DACCR), D/A converter data high register (DACDRH), D/A converter data low register (DACDRL), D/A converter buffer high register (DACBRH), D/A converter buffer low register (DACBRL) and programmable gain selection register (PGSR).

11.15.2 Function Description

The D/A converter has R-2R structure and the data register is a binary format. It is possible to update the D/A converter data register as the result output data (DODRH/L register) of FADPCM decoder every the FADPCM decoder result signal by FADFEN bit set to "1b". The 16-bit digital value of the D/AC data register goes into D/AC buffer register through the programmable gain controller every a reload signal. The reload signal is one of the "Always", "FADPCM decoder match signal", "Timer 0 match signal" and "Timer 1 match signal". The signal is selected by the DACRLDS[1:0] bits. The programmable gain controller has eleven step (-30dB, -24dB, -18dB, -12dB, -6dB, 0dB, +6dB, +12dB, +18dB, +24dB and +30dB) and the gain is selected by the programmable gain register (PGSR). The value of the D/A converter data register can be automatically incremented from the current data value to "800xH" when the D/A converter is enabled by DACEN bit set to "1b" and vice versa. At that time, the D/A converter interrupt flag bit (DACIFR) is set to "1b". The auto-increment/decrement structure for D/A converter data is useful to remove a pop noise when a speaker is turn on/off. Two kinds External D/AC Converter is be accessed.

11.15.3 D/A Converter Data and Buffer Registers

The D/A converter data and buffer registers are 16-bits, respectively. But only the upper 12-bits of the D/A converter buffer register specifies to generate DAC output signal. The reset value of the data and buffer is "0000H". The D/A converter output value, V_{DAC} , is calculated by the following formula.

$$V_{DAC} = VDD \times (n \div 4096), (n = 0, 1, 2, \dots, 4095. \text{ That is DACBR}[15:4] \text{ value})$$

11.15.4 Automatically D/AC Data Increment/Decrement

The “automatically D/AC data increment/decrement” function is important to remove a pop noise when voice prompt play. If this function is not embedded, a programmer have to code to reduce a pop noise on speaker. The DACDR[15:4] value increases a curret D/AC data value to 800H with “automatically D/AC data increment” when the ADATID bit is set to “1b” and the DACEN bit is changed to “1b” from “0b”. The DACDR[15:4] value decreases a curret D/AC data value to 000H with “automatically D/AC data decrement” when the ADATID bit is set to “1b” and the DACEN bit is changed to “0b” from “1b”.

How to remove a pop noise when a speaker is turn on:

- Write “05H” for 0dB to PGSR register
- Write “0000H” to D/A converter data register
- Clear D/A converter buffer register by DACBC bit set to “1b”
- Select one of the “FADPCM decoder match signal”, “Timer 0 match signal” and “Timer 1 match signal” for D/A converter reload signal with DACRLDS[1:0] bits
- Start D/AC operation by DACEN bit set to “1b”

How to remove a pop noise when a speaker is turn off:

- Write “05H” for 0dB to PGSR register
- Keep the value of DACRLDS[1:0] bits set when speaker is turn on
- Stop D/AC operation by DACEN bit set to “0b”




Figure 11.84 A pop noise removement when a reload signal is “FADPCM decoder match signal”

11.15.5 Programmable Gain Controller

There are 11 selectable step in the programmable gain controller. The steps are -30dB, -24dB, -18dB, -12dB, -6dB, 0dB, +6dB, +12dB, +18dB, +24dB and +30dB. The gain is selected by the programmable gain register (PGSR).

The gain controller converts the value of the DACDR[15:0] by the following procedure.

- Get the value of the D/A converter data register (DACDR[15:0])
- Change the data into a 16-bit signed format
- Adjust the data by a selected gain
- Modify the data into a 16-bit binary format
- Write the data to the D/A converter buffer register (DACBR[15:0])




Figure 11.85 The DACBR[15:0] Value by a Selected Gain

11.15.6 12-Bit External D/AC Interface




Figure 11.86 12-Bit D/AC Interface Signal Timing Diagram

11.15.7 Block Diagram




Figure 11.87 12-Bit D/A Block Diagram




Figure 11.88 Analog Power (AVREF) Pin with Capacitor

11.15.8 Register Map

Name	Address	Dir	Default	Description
DACCR	40C0H (XSFR)	R/W	00H	D/A Converter Control Register
PGSR	40C1H (XSFR)	R/W	00H	Programmable Gain Selection Register
DACDRH	40C3H (XSFR)	R/W	00H	D/A Converter Data High Register
DACDRL	40C2H (XSFR)	R/W	00H	D/A Converter Data Low Register
DACBRH	40C5H (XSFR)	R	00H	D/A Converter Buffer High Register
DACBRL	40C4H (XSFR)	R	00H	D/A Converter Buffer Low Register
DAOFSCR	40C8H (XSFR)	R/W	00H	D/A Converter Offset Control Register
DACIFCR	40C9H (XSFR)	R/W	00H	D/AC Interface Control Register
DACIFCMD	40CAH (XSFR)	R/W	00H	D/AC Interface Command Register

Table 11-27 DAC Register Map

11.15.9 DAC Register Description

The D/A converter register consists of D/A converter control register (DACCR), D/A converter data high register (DACDRH), D/A converter data low register (DACDRL), D/A converter buffer high register (DACBRH), D/A converter buffer low register (DACBRL) and programmable gain selection register (PGSR).

11.15.10 Register Description for DAC

DACDRH (D/A Converter Data High Register) : 40C3H (XSFR)

7	6	5	4	3	2	1	0
DACDR15	DACDR14	DACDR13	DACDR12	DACDR11	DACDR10	DACDR9	DACDR8
RW	RW	RW	RW	RW	RW	RW	RW

Initial value : 00H

DACDR[15:8] D/A Converter High Data (8-bit)

DACDRL (D/A Converter Data Low Register) : 40C2H (XSFR)

7	6	5	4	3	2	1	0
DACDR7	DACDR6	DACDR5	DACDR4	DACDR3	DACDR2	DACDR1	DACDR0
RW	RW	RW	RW	RW	RW	RW	RW

Initial value : 00H

DACDR[7:0] D/A Converter Low Data (8-bit)
The DACDR[15:0] is a binary format.

DACBRH (D/A Converter Buffer High Register) : 40C5H (XSFR)

7	6	5	4	3	2	1	0
DACBR15	DACBR14	DACBR13	DACBR12	DACBR11	DACBR10	DACBR9	DACBR8
R	R	R	R	R	R	R	R

Initial value : 00H

DACBR[15:8] D/A Converter Buffer High Data (8-bit)

DACBRL (D/A Converter Buffer Low Register) : 40C4H (XSFR)

7	6	5	4	3	2	1	0
DACBR7	DACBR6	DACBR5	DACBR4	DACBR3	DACBR2	DACBR1	DACBR0
R	R	R	R	R	R	R	R

Initial value : 00H

DACBR[7:0] D/A Converter Buffer Low Data (8-bit)
The DACBR[15:0] is a binary format.

DACIFCMD (D/AC Interface Command Register) : 40CAH (XSFR)

7	6	5	4	3	2	1	0
-	-	-	-	CMD3	CMD2	CMD1	CMD0
-	-	-	-	R/W	R/W	R/W	R/W

Initial value : 00H

CMD[3:0] Command bits to be transferred to an external D/AC.
So, an appropriate values should be written to these bits.

DACCR (D/A Converter Control Register) : 40C0H (XSFR)

7	6	5	4	3	2	1	0
DACIE	DACIFR	ADATID	DACBC	FADFEN	DACRLDS1	DACRLDS0	DACEN
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Initial value : 00H

DACIE	Enable or Disable D/AC Interrupt 0 Disable 1 Enable
DACIFR	When D/AC Interrupt occurs, this bit becomes '1'. The flag is cleared only by writing a '0' to the bit. So, the flag should be cleared by software. This interrupt is for a result that the DACDRH register automatically increments to "800xH" or decrements to "000xH". Write '1' has no effect. 0 D/AC interrupt no generation 1 D/AC interrupt generation
ADATID	Automatically D/A Converter Data Increment/Decrement 0 Disable automatically D/AC data increment/decrement 1 Automatically D/AC data increment from DACDR value to "800xH" when DACEN bit is changed to "1b". Automatically D/AC data decrement from DACDR value to "000xH" when DACEN bit is changed to "0b".
	NOTE) 1. It doesn't fetch data from FADPCM block during automatically data increment/decrement even if the FADFEN bit is '1'.
DACBC	D/A Converter Buffer Clear 0 No effect 1 Clear the D/AC buffer (When write, automatically cleared to '0' after being cleared)
FADFEN	Decoder Result Output Data Fetch Enable 0 Disable to fetch data from FADPCM decoder block 1 Enable to fetch data from FADPCM decoder block
DACRLDS[1:0]	D/A Converter Reload Selection. These bits select a reload signal to load data from D/AC data register to buffer. DACRLDS1 DACRLDS0 Description 0 0 Always 0 1 FADPCM decoder match signal 1 0 Timer 0 match signal 1 1 Timer 1 match signal
DACEN	D/A Converter Enable Bit 0 Stop D/AC operation (Low level output) 1 Start D/AC operation

PGSR (Programmable Gain Control Register) : 40C1H (XSFR)

7	6	5	4	3	2	1	0
-	-	-	-	PGS3	PGS2	PGS1	PGS0
-	-	-	-	R/W	R/W	R/W	R/W

Initial value : 00H

PGS[3:0]	Programmable Gain Selection				
	PGS3	PGS2	PGS1	PGS0	Description
	0	0	0	0	-30dB
	0	0	0	1	-24dB
	0	0	1	0	-18dB
	0	0	1	1	-12dB
	0	1	0	0	-6dB
	0	1	0	1	0dB
	0	1	1	0	+6dB
	0	1	1	1	+12dB
	1	0	0	0	+18dB
	1	0	0	1	+24dB
	1	0	1	0	+30dB
	Other Values				Not available

DAOFSCR (D/A Converter Offset Control Register) : 40C8H (XSFR)

7	6	5	4	3	2	1	0
OFSEN	OFSDIR	-	-	OFS3	OFS2	OFS1	OFS0
R/W	R/W	-	-	R/W	R/W	R/W	R/W

Initial value : 00H

OFSEN	D/AC Offset Control Enable Bit
	0 Disable
	1 Enable
OFSDIR	D/AC Offset Direction Selection Bit
	0 D/AC buffer data are subtracted by (n + 1)
	1 D/AC buffer data are added by (n + 1)

NOTE)

- Where n is the OFS[3:0] value and n = 0, 1, 2, ..., 15.

OFS[3:0]	D/AC Offset Value
----------	-------------------

DACIFCR (D/AC Interface Control Register) : 40C9H (XSFR)

7	6	5	4	3	2	1	0
DACIFEN	–	LDACB3FS	LDACB2FS	CSB3FS	CSB2FS	SPISEL	MDSEL
R/W	–	R/W	R/W	R/W	R/W	R/W	R/W

Initial value : 00H

- PGS[3:0] D/AC Interface Enable Bit
 - 0 Disable
 - 1 Enable
- LDACB3FS LDACB3 Function Selection Bit. This bit is effective only when the P3FSRH[6:5] bits are set to "00b", the SPISEL bit is set to "1b", the DACIFEN bit is set to "1b" and the MDSEL bit is set to "1b".
 - 0 Not effect
 - 1 LDACB3 function instead of MISO3

NOTE)

 - 1. Refer to the P3FSRH register for P3FSRH[6:5] bits.
- LDACB2FS LDACB2 Function Selection Bit. This bit is effective only when the P3FSRL[7:6] bits are set to "00b", the SPISEL bit is set to "0b", the DACIFEN bit is set to "1b" and the MDSEL bit is set to "1b".
 - 0 Not effect
 - 1 LDACB2 function instead of MISO2

NOTE)

 - 1. Refer to the P3FSRL register for P3FSRL[7:6] bits.
- CSB3FS CSB3 Function Selection Bit. This bit is effective only when the P2FSRL4 bit is set to "0b", the SPISEL bit is set to "1b" and the DACIFEN bit is set to "1b".
 - 0 Not effect
 - 1 CSB3 function instead of SS3

NOTE)

 - 1. Refer to the P2FSRL register for P2FSRL4 bit.
- CSB2FS CSB2 Function Selection Bit. This bit is effective only when the P3FSRH4 bit is set to "0b", the SPISEL bit is set to "0b" and the DACIFEN bit is set to "1b".
 - 0 Not effect
 - 1 CSB2 function instead of SS2

NOTE)

 - 1. Refer to the P3FSRH register for P3FSRH4 bit.
- SPISEL SPI Block Selection to transfer data to an external D/AC
 - 0 Select SPI2
 - 1 Select SPI3
- MDSEL Mode Selection Bit
 - 0 Mode 0
 - 1 Mode 1

NOTE)

- 1. This D/AC interface block doesn't work when DACRLDS bits of the DACCR register are set to "00b".

11.16 LCD Driver

11.16.1 Overview

The LCD driver is controlled by the LCD control register (LCDCRH/L) and LCD driver contrast control register (LCDCCR). The LCLK[1:0] determines the frequency of COM signal scanning of each segment output. A RESET clears the LCD control register LCDCRH, LCDCRL and LCDCCR values to logic '0'.

The LCD display can continue operating during IDLE and STOP modes if a sub-frequency clock is used as LCD clock source.

The clock and duty for LCD driver is automatically initialized by hardware, whenever LCDCRH register data value is rewritten. So, don't rewrite LCDCRH frequently.

11.16.2 LCD Display RAM Organization

Display data are stored to the display data area in the external data memory.

The display data which stored to the display external data area (address 0000H-003FH) are read automatically and sent to the LCD driver by the hardware. The LCD driver generates the segment signals and common signals in accordance with the display data and drive method. Therefore, display patterns can be changed by only overwriting the contents of the display external data area with a program.

Figure 11-89 shows the correspondence between the display external data area and the COM/SEG pins. The LCD is turned on lights when the display data is “1” and turned off when “0”.




Figure 11.89 LCD RAM Organization

11.16.3 LCD Signal Waveform




Figure 11.90 LCD Signal Waveforms (1/2Duty, 1/2Bias)




Figure 11.91 LCD Signal Waveforms (1/3Duty, 1/3Bias)




Figure 11.92 LCD Signal Waveforms (1/4Duty, 1/3Bias)




Figure 11.93 LCD Signal Waveforms (1/8Duty, 1/4Bias)

11.16.4 LCD Voltage Dividing Connection





Figure 11.94 Internal Resistor Bias Connection



NOTE)

1. When the external resistor bias is selected, the internal resistors for bias are disconnected.
2. When the external resistor bias is selected, the dividing resistors should be connected like the above figure and the needed bias pins should be selected as the LCD bias function pins (VLC0, VLC1, VLC2 and VLC3) by P7FSRL register.
 - When it is 1/2 bias, the P73/VLC0 and P72/VLC1 pins should be selected as VLC0 and VLC1 functions. The other pins can be used for normal I/O.
 - When it is 1/3 bias, the P73/VLC0, P72/VLC1 and P71/VLC2 pins should be selected as VLC0, VLC1 and VLC2 functions. The P70/VLC3 pin can be used for normal I/O.
 - When it is 1/4 bias, the P73/VLC0, P72/VLC1, P71/VLC2 and P70/VLC3 pins should be selected as VLC0, VLC1, VLC2 and VLC3 functions.

Figure 11.95 External Resistor Bias Connection




Figure 11.96 Resistor Bias Connection for External VLCD

11.16.5 LCD AUTOMATIC BIAS CONTROL




Figure 11.97 Bias Mode A and Bias Mode B

11.16.6 Block Diagram




Figure 11.98 LCD Circuit Block Diagram

NOTE)

1. The clock and duty for LCD driver is automatically initialized by hardware, whenever LCDCRL register data value is rewritten. So, don't rewrite LCDCRL frequently
2. fLCD Clock Source is used f_{wck} (Watch Timer Clock).

11.16.7 Register Map

Name	Address	Dir	Default	Description
LCDBCR	400CH (XSFR)	R/W	00H	LCD Automatic Bias Control Register
LCDCRH	400BH (XSFR)	R/W	00H	LCD Driver Control High Register
LCDCRL	400AH (XSFR)	R/W	00H	LCD Driver Control Low Register
LCDCCR	4009H (XSFR)	R/W	00H	LCD Driver Contrast Control Register

Table 11-28 LCD Register Map

11.16.8 LCD Driver Register Description

LCD driver register has three control registers, LCD driver control high register (LCDCRH), LCD driver control low register (LCDCRL) and LCD driver contrast control register (LCDCCR).

11.16.9 Register Description for LCD Driver

LCDCRH (LCD Driver Control High Register) : 400BH (XSFR)

7	6	5	4	3	2	1	0
-	-	-	IRSEL1	IRSEL0	-	LCDDR	DISP
-	-	-	RW	RW	-	RW	RW

Initial value : 00H

IRSEL[1:0]	Internal LCD Bias Dividing Resistor Select		
	IRSEL1	IRSEL0	Description
	0	0	Mid-H resistance (RLCD: 105kΩ @1/3 and 1/2bias, 80kΩ @1/4bias)
	0	1	Low resistance (RLCD: 10kΩ @1/3 and 1/2bias, 10kΩ @1/4bias)
	1	0	Mid-L resistance (RLCD: 65kΩ @1/3 and 1/2bias, 50kΩ @1/4bias)
	1	1	High resistance (RLCD: 320kΩ @1/3 and 1/2bias, 240kΩ @1/4bias)
LCDDR	LCD Driving Resistor for Bias Select		
	0	Internal LCD driving resistors for bias	
	1	External LCD driving resistors for bias	
DISP	LCD Display Control		
	0	Display off (The internal power is off)	
	1	Normal display on	

LCDCRL (LCD Driver Control Low Register) : 400AH (XSFR)

7	6	5	4	3	2	1	0
-	-	-	DBS2	DBS1	DBS0	LCLK1	LCLK0
-	-	-	RW	RW	RW	RW	RW

Initial value : 00H

DBS[2:0] LCD Duty and Bias Select

DBS2	DBS1	DBS0	Description
0	0	0	1/8Duty, 1/4Bias
0	0	1	1/6Duty, 1/4Bias
0	1	0	1/5Duty, 1/3Bias
0	1	1	1/4Duty, 1/3Bias
1	0	0	1/3Duty, 1/3Bias
1	0	1	1/3Duty, 1/2Bias
1	1	0	1/2Duty, 1/2Bias
1	1	1	Not available

LCLK[1:0] LCD Clock Select (When f_{WCK} (Watch timer clock)= 32.768 kHz)

LCLK1	LCLK0	Description
0	0	$f_{LCD} = 128\text{Hz}$
0	1	$f_{LCD} = 256\text{Hz}$
1	0	$f_{LCD} = 512\text{Hz}$
1	1	$f_{LCD} = 1024\text{Hz}$ (* NOTE)

NOTE)

1. When the f_{LCD} is 1024Hz, LCD automatic bias control (bias mode A/B) is disabled

LCDCCR (LCD Driver Contrast Control Register) : 4009H (XSFR)

7	6	5	4	3	2	1	0
LCTEN	-	-	-	LCDCC3	LCDCC2	LCDCC1	LCDCC0
RW	-	-	-	RW	RW	RW	RW

Initial value : 00H

LCTEN Control LCD Driver Contrast
 0 LCD driver contrast disable
 1 LCD driver contrast enable

LCDCC[3:0] VLCD0 Voltage Control when the contrast is enabled.

LCDCC3	LCDCC2	LCDCC1	LCDCC0	Description
0	0	0	0	(16/31) x VDD
0	0	0	1	(16/30) x VDD
0	0	1	0	(16/29) x VDD
0	0	1	1	(16/28) x VDD
0	1	0	0	(16/27) x VDD
0	1	0	1	(16/26) x VDD
0	1	1	0	(16/25) x VDD
0	1	1	1	(16/24) x VDD
1	0	0	0	(16/23) x VDD
1	0	0	1	(16/22) x VDD
1	0	1	0	(16/21) x VDD
1	0	1	1	(16/20) x VDD
1	1	0	0	(16/19) x VDD
1	1	0	1	(16/18) x VDD
1	1	1	0	(16/17) x VDD
1	1	1	1	(16/16) x VDD

NOTE)

1. The above LCD contrast step is based on 1/3 bias with 65kΩ RLCD and on 1/4 bias with 50kΩ RLCD.
2. The LCD contrast function is disabled when the LCD automatic bias control function is on.

LCDBCR (LCD Automatic Bias Control Register) : 400CH (XSFR)

7	6	5	4	3	2	1	0
LCDABC	BMSEL2	BMSEL1	BMSEL0	BMODEB1	BMODEB0	BMODEA1	BMODEA0
RW	RW	RW	RW	RW	RW	RW	RW

Initial value : 00H

- LCDABC LCD Automatic Bias Control

 - 0 LCD Automatic Bias is Off
 - 1 LCD Automatic Bias is On

(LCD contrast control function is disable when LCDABC=1)
- BMSEL[2:0] Select Bias A/B Mode Time (Refer to the Figure "LCD bias automatic control")

			Bias Mode A	Bias Mode B	
0	0	0	1/64	63/64	LCD COM Period
0	0	1	2/64	62/64	LCD COM Period
0	1	0	3/64	61/64	LCD COM Period
0	1	1	4/64	60/64	LCD COM Period
1	0	0	5/64	59/64	LCD COM Period
1	0	1	6/64	58/64	LCD COM Period
1	1	0	7/64	57/64	LCD COM Period
1	1	1	8/64	56/64	LCD COM Period
- BMODEB[1:0] Select Bias Mode B Resistor (Refer to the Figure "LCD bias automatic control")

 - 0 0 Mid-H resistance
(RLCD: 120kΩ @1/3 and 1/2bias, 90kΩ @1/4bias)
 - 0 1 Low resistance
(RLCD: 10kΩ @1/3 and 1/2bias, 10kΩ @1/4bias)
 - 1 0 Mid-L resistance
(RLCD: 60kΩ @1/3 and 1/2bias, 45kΩ @1/4bias)
 - 1 1 High resistance
(RLCD: 300kΩ @1/3 and 1/2bias, 225kΩ @1/4bias)
- BMODEA[1:0] Select Bias Mode A Resistor (Refer to the Figure "LCD bias automatic control")

 - 0 0 Mid-H resistance
(RLCD: 120kΩ @1/3 and 1/2bias, 90kΩ @1/4bias)
 - 0 1 Low resistance
(RLCD: 10kΩ @1/3 and 1/2bias, 10kΩ @1/4bias)
 - 1 0 Mid-L resistance
(RLCD: 60kΩ @1/3 and 1/2bias, 45kΩ @1/4bias)
 - 1 1 High resistance
(RLCD: 300kΩ @1/3 and 1/2bias, 225kΩ @1/4bias)

11.17 The Fine ADPCM Decoder

11.17.1 Overview

The fine ADPCM decoder has the decoder block to play voice prompt and the interface block to read data of a serial flash memory. The fine ADPCM has eighteen registers which are the decoder control register (DECCR), decoder FIFO register (DFIFOR), decoder sampling frequency data register (DECDR), decoder bundle register (DBDLR), decoder result output high/low register (DODRH/L), voice prompt control register (VPCR), serial flash dummy and data number register (SFDDNO), serial flash command register (SFCMD), voice prompt address register 1/2/3 (VPADDR1/2/3), voice prompt size register 1/2/3 (VPSIZE1/2/3) and voice prompt inform register 1/2 (VPINF1/2).

11.17.2 Function Description

The bundle size and sampling frequency should be set to decode voice prompt data. The sampling frequency is an interval to play. It can be adjusted by the clock and sampling frequency data of the decoder. The clock source is selected by clock selection logic which is controlled by the clock selection bits (DCLKS[1:0]). The clock source is $fx/2$, $fx/4$, $fx/8$ and $fx/16$. The bundle size is a block unit to decode encoding data. The bundle size, "00H", means 256-bytes bundle structure of encoding data. The fine ADPCM decoder uses the auto-interface with a serial flash memory to read the table data of voice prompt and the encoding data of the FADPCM format. The SPI2 or SPI3 can be selected for interface by SPICSS bit (VPCR[4]). The table data of voice prompt consists of the block which has 3-bytes address, 3-bytes size and 2-bytes information.

11.17.3 The Decoder Result Output of the FADPCM

The decoder result output data (DODRHL) are a 16-bit binary format. The data will be output every decoder match signal and the first data is 8000H after clear of decoder block by DIVS bit set to '1'. The match signal is generated twice in the interval time which is set for a sampling frequency. The decoder result output is the result of decoding and the average of previous and next data. The decoder data for the sampling frequency is calculated by the following formula.

Decoder Data (DECDR[7:0]) = (System Clock (fx) ÷ Sampling frequency (fs) ÷ Divider) – 1, Where the divider is one of 2, 4, 8 and 16.




Figure 11.99 Decoder Match Signal and Sampling Time




Figure 11.100 Decoder Result Output Data

11.17.4 Serial Flash Interface by SPI2 or SPI3

The interface block with a serial flash memory are to automatically read the table data of voice prompt and the encoding data of the FADPCM format. One of the SPI2 and SPI3 can be selected for a serial interface with flash memory by SPICSS bit. The first trigger signal should be generated to read data block from a serial flash memory by SFRDST bit to set '1'. The data block can be maximum 8-bytes for voice prompt table data and maximum 16M-bytes for voice prompt play data in one auto-interface. The DTRS bit should be set to '1' to transfer data from SPI2DR or SPI3DR to FADPCM decoder block every interface.

How to read voice prompt table data from a serial flash memory by SPI2:

- Write “xxxx1010b”/“10xxxxxb” to P3FSRH/P3FSRL registers for the serial interface pins, respectively. If the MCU VDD = 5V and the serial flash VCC = 3V, Set the SPI2_3V bit (the P3FSRH.7) to “1b” for reading 3V output of the serial flash.
- Set the nCS pin of the serial flash to low level for the serial flash selection
- Write “read instruction of the serial flash” to the SFCMD register
- Write the number of dummy for serial flash interface and the number of data to read from the serial flash to the SFDDNO register
- Write the start address of voice prompt table to voice prompt address registers (VPADDR1/2/3)
- Set the VPCR register to “xx100101b” for start of auto-interface
- Clear the VPTBLIFR bit to '0'
- Finish auto-interface as the nCS pin of the serial flash set to high level after the VPTBLIFR bit is set to '1'




Figure 11.101 Voice Prompt Table Data Fetch Timing Diagram

11.17.5 Voice Prompt Play

The FADPCM decoder decodes the encoding data of FADPCM format every sampling frequency. The encoding data can be read from a serial flash memory through auto-interface function up to 16M-bytes. The decoding data can be played by the D/A converter. Of course, the output of D/A converter should be connected to an external power amp.

How to play voice prompt with auto-interface by SPI2 and FADPCM decoder:

1. Write "xxxx1010b"/"10xxxxxb" to P3FSRH/P3FSRL registers for the serial interface pins, respectively. If the MCU VDD = 5V and the serial flash VCC = 3V, Set the SPI2_3V bit (the P3FSRH.7) to "1b" for reading 3V output of the serial flash.
2. Set the DBDLR register to the value which is used for encoding by FADPCM encoder
3. Set the DECDR register and the DCLKS[1:0] bits to the value for sampling frequency
4. Set the PGSR register to "00000101b" for 0dB gain and clear the DACDRH/L registers to 0x0000
 - To remove a pop noise when a speaker turns on
5. Write the DACCR register to "x0111011b"
 - Automatically D/AC data increment/decrement mode
 - Enable to fetch data from FADPCM decoder block
 - FADPCM decoder match signal selection for data update
 - Enable D/A converter and clear the buffer register of D/A converter
6. Write the DECCR register to "000011xxb"
 - Disable decoder FIFO empty and match interrupts
 - Disable decoder block and initialize decoder block and enable decoder counting operation
7. Set the PGSR register to appropriate value for volume after waiting until the DACIFR bit is set to '1'
8. Read voice prompt table data with a serial flash auto-interface
 - Refer to the previous page
9. Set the DIVS bit to '1' for initialization of the decoder block
10. Set the nCS pin of the serial flash to low level for reading voice prompt play data
11. Set the VPCR register to "xx101111b" and clear the VPEDIFR bit to '0'
 - Transfer SPI2DR to decoder block every interface
 - Voice prompt size register is decreased by '1' every interface
 - Start of voice prompt play by the DECEN bit set to '1'
12. Stop auto-interface as the nCS pin of the serial flash set to high level after waiting until the VPTBLIFR bit is set to '1'
13. Hold current voice prompt play by the DECEN bit set to '0'
14. Decide the followings
 - Jump to "the clause h" for the next voice prompt play
 - Go to "the clause o" to finish voice prompt play
15. Clear the VPCR register to "0x00" to stop auto-interface
16. Set the PGSR register to "00000101b" for 0dB gain to remove a pop noise when the speaker turns off
17. Write the DACCR register to "x0100010b" for D/AC disable
18. Finish voice prompt play by clearing DACCR/DECCR registers to "0x00" after the DACIFR bit is set to '1'




Figure 11.102 Voice prompt play Data Fetch Timing Diagram

11.17.6 Block Diagram




Figure 11.103 Fine ADPCM Block Diagram

11.17.7 Register Map

Name	Address	Dir	Default	Description
DECCR	40B0H (XSFR)	R/W	00H	FADPCM Decoder Control Register
DFIFOR	40B1H (XSFR)	R/W	00H	FADPCM Decoder FIFO Register
DECDR	40B2H (XSFR)	R/W	00H	FADPCM Decoder Sampling Frequency Data Register
DBDLR	40B3H (XSFR)	R/W	00H	FADPCM Decoder Bundle Register
DODRL	40B4H (XSFR)	R	00H	FADPCM Decoder Result Output Low Register
DODRH	40B5H (XSFR)	R	80H	FADPCM Decoder Result Output High Register
FAFLAG	40B6H (XSFR)	R/W	00H	FADPCM Interrupt Flag Register
VPCR	40C6H (XSFR)	R/W	00H	Voice Prompt Control Register
SFDDNO	40C7H (XSFR)	R/W	00H	Serial Flash Dummy and Data Number
SFCMD	40B7H (XSFR)	R/W	00H	Serial Flash Command Register
VPADDR1	40B8H (XSFR)	R/W	00H	Voice Prompt Address Register 1
VPADDR2	40B9H (XSFR)	R/W	00H	Voice Prompt Address Register 2
VPADDR3	40BAH (XSFR)	R/W	00H	Voice Prompt Address Register 3
VPSIZE1	40BBH (XSFR)	R/W	00H	Voice Prompt Size Register 1
VPSIZE2	40BCH (XSFR)	R/W	00H	Voice Prompt Size Register 2
VPSIZE3	40BDH (XSFR)	R/W	00H	Voice Prompt Size Register 3
VPINF1	40BEH (XSFR)	R/W	00H	Voice Prompt Inform Register 1
VPINF2	40BFH (XSFR)	R/W	00H	Voice Prompt Inform Register 2

Table 11-29 FADPCM Register Map

11.17.8 FADPCM Register Description

The fine ADPCM decoder register consists of the decoder control register (DECCR), decoder FIFO register (DFIFOR), decoder sampling frequency data register (DECDR), decoder bundle register (DBDLR), decoder result output high/low register (DODRH/L), voice prompt control register (VPCR), serial flash dummy and data number register (SFDDNO), serial flash command register (SFCMD), voice prompt address register 1/2/3 (VPADDR1/2/3), voice prompt size register 1/2/3 (VPSIZE1/2/3) and voice prompt inform register 1/2 (VPINF1/2).

11.17.9 Register Description for FADPCM

DFIFOR (FADPCM Decoder FIFO Register) : 40B1H (XSFR)

7	6	5	4	3	2	1	0
DFIFOR7	DFIFOR6	DFIFOR5	DFIFOR4	DFIFOR3	DFIFOR2	DFIFOR1	DFIFOR0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Initial value : 00H

DFIFOR[7:0] Decoder FIFO Data. The data goes to the decoder FIFO (8-bytes length) if data are written in this register.

DECDR (FADPCM Decoder Sampling Frequency Data Register) : 40B2H (XSFR)

7	6	5	4	3	2	1	0
DECDR7	DECDR6	DECDR5	DECDR4	DECDR3	DECDR2	DECDR1	DECDR0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Initial value : 00H

DECDR[7:0] Decoder Sampling Frequency Set Register. The sampling time (ts) is 1÷(sampling frequency). The voice data get out every ts and interpolation data get out between every the voice data.
ex) data1, (data1+data2)/2, data2, (data2+data3)/2, -----.

DBDLR (FADPCM Decoder Bundle Register) : 40B3H (XSFR)

7	6	5	4	3	2	1	0
DBDLR7	DBDLR6	DBDLR5	DBDLR4	DBDLR3	DBDLR2	DBDLR1	DBDLR0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Initial value : 00H

DBDLR[7:0] Decoder Bundle Size. This value should be greater than 6. If this value is "00", the bundle size is 256-bytes. This value should be same with encoder's bundle size.

DODRH (FADPCM Decoder Result Output High Register) : 40B5H (XSFR)

7	6	5	4	3	2	1	0
DODAT15	DODAT14	DODAT13	DODAT12	DODAT11	DODAT10	DODAT9	DODAT8
R	R	R	R	R	R	R	R

Initial value : 80H

DODAT[15:8] Decoder Result Output Data High Byte.

DODRL (FADPCM Decoder Result Output Low Register) : 40B4H (XSFR)

7	6	5	4	3	2	1	0
DODAT7	DODAT6	DODAT5	DODAT4	DODAT3	DODAT2	DODAT1	DODAT0
R	R	R	R	R	R	R	R

Initial value : 00H

DODAT[7:0] Decoder Result Output Data Low Byte.
The DODR[15:0] is a binary format.

SFCMD (Serial Flash Command Register) : 40B7H (XSFR)

7	6	5	4	3	2	1	0
SFCMD7	SFCMD6	SFCMD5	SFCMD4	SFCMD3	SFCMD2	SFCMD1	SFCMD0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Initial value : 00H

SFCMD[7:0] Serial Flash Command Data.

VPADDR1 (Voice Prompt Address Register 1) : 40B8H (XSFR)

7	6	5	4	3	2	1	0
VPAR23	VPAR22	VPAR21	VPAR20	VPAR19	VPAR18	VPAR17	VPAR16
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Initial value : 00H

VPAR[23:16] Voice Prompt Address MSB-byte.

VPADDR2 (Voice Prompt Address Register 2) : 40B9H (XSFR)

7	6	5	4	3	2	1	0
VPAR15	VPAR14	VPAR13	VPAR12	VPAR11	VPAR10	VPAR9	VPAR8
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Initial value : 00H

VPAR[15:8] Voice Prompt Address Mid-byte.

VPADDR3 (Voice Prompt Address Register 3) : 40BAH (XSFR)

7	6	5	4	3	2	1	0
VPAR7	VPAR6	VPAR5	VPAR4	VPAR3	VPAR2	VPAR1	VPAR0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Initial value : 00H

VPAR[7:0] Voice Prompt Address LSB-byte.

The VPADDR[23:0] is the start address of a voice prompt or voice prompt table in a serial flash and can access up to 16M-bytes.

VPSIZE1 (Voice Prompt Size Register 1) : 40BBH (XSFR)

7	6	5	4	3	2	1	0
VPSZ23	VPSZ22	VPSZ21	VPSZ20	VPSZ19	VPSZ18	VPSZ17	VPSZ16
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Initial value : 00H

VPSZ[23:16] Voice Prompt Size MSB-byte.

VPSIZE2 (Voice Prompt Size Register 2) : 40BCH (XSFR)

7	6	5	4	3	2	1	0
VPSZ15	VPSZ14	VPSZ13	VPSZ12	VPSZ11	VPSZ10	VPSZ9	VPSZ8
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Initial value : 00H

VPSZ[15:8] Voice Prompt Size Mid-byte.

VPSIZE3 (Voice Prompt Size Register 3) : 40BDH (XSFR)

7	6	5	4	3	2	1	0
VPSZ7	VPSZ6	VPSZ5	VPSZ4	VPSZ3	VPSZ2	VPSZ1	VPSZ0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Initial value : 00H

VPSZ[7:0] Voice Prompt Size LSB-byte.
The VPSIZE[23:0] is the size of a voice prompt to play continuously in a serial flash.

VPINF1 (Voice Prompt Inform Register 1) : 40BEH (XSFR)

7	6	5	4	3	2	1	0
VPINF15	VPINF14	VPINF13	VPINF12	VPINF11	VPINF10	VPINF9	VPINF8
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Initial value : 00H

VPINF[15:8] Voice Prompt Inform High-byte.

VPINF2 (Voice Prompt Inform Register 2) : 40BFH (XSFR)

7	6	5	4	3	2	1	0
VPINF7	VPINF6	VPINF5	VPINF4	VPINF3	VPINF2	VPINF1	VPINF0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Initial value : 00H

VPINF[7:0] Voice Prompt Inform Low-byte.
The VPINF[15:0] is the voice prompt information.

SFDDNO (Serial Flash Dummy and Data Number) : 40C7H (XSFR)

7	6	5	4	3	2	1	0
DUMY3	DUMY2	DUMY1	DUMY0	–	RDNO2	RDNO1	RDNO0
R/W	R/W	R/W	R/W	–	R/W	R/W	R/W

Initial value : 00H

DUMY[3:0] The number of dummy for serial flash interface. The number of dummy is (n). Where n = 0, 1, 2, ----- and 15.

RDNO[2:0] The number of data to read from a serial flash. The number of data to read is (n+1). Where n = 0, 1, 2, ----- and 7.

Ex) If n = 7, the voice prompt table data are 8-bytes to read from a serial flash.

DECCR (FADPCM Decoder Control Register) : 40B0H (XSFR)

7	6	5	4	3	2	1	0
DFEIE	DMIE	DFFF	DECEN	DIVS	DCEN	DCLKS1	DCLKS0
R/W	R/W	R	R/W	R/W	R/W	R/W	R/W

Initial value : 00H

DFEIE	Decoder FIFO Empty Interrupt Enable		
0	Disable		
1	Enable		
DMIE	Decoder Match Interrupt Enable		
0	Disable		
1	Enable		
DFFF	Decoder FIFO Full Flag		
0	Not decoder FIFO full		
1	Decoder FIFO full		
DECEN	Decoder Block Enable		
0	Disable decoder block		
1	Enable decoder block		
DIVS	Decoder Initial Value Setting		
0	No effect		
1	Clear counter and set initial data for decoder (When write, automatically cleared '0' after being execution)		
DCEN	Decoder Counting Enable		
0	Disable counting operation		
1	Enable counting operation		
DCLKS[1:0]	Decoder Clock Select		
DCLKS1	DCLKS0	Description	
0	0	fx/16	
0	1	fx/8	
1	0	fx/4	
1	1	fx/2	

VPCR (Voice Prompt Control Register) : 40C6H (XSFR)

7	6	5	4	3	2	1	0
VPEDIE	VPTBLIE	SFRDST	SPICSS	VPSDEC	DTRS	ATRIGS1	ATRIGS0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Initial value : 00H

- VPEDIE Voice Prompt End Interrupt Enable
 - 0 Disable
 - 1 Enable
- VPTBLIE Voice Prompt Table Data Receive End Interrupt Enable
 - 0 Disable
 - 1 Enable
- SFRDST Serial Flash Data Read Start Signal
 - 0 No effect
 - 1 First trigger signal generator (When write, automatically cleared '0' after being execution)

NOTE)

1. This bit should not be set to '1' during the interface with a serial flash.

- SPICSS SPI2 or SPI3 Selection to interface a serial flash
 - 0 Select SPI2 to interface
 - 1 Select SPI3 to interface
- VPSDEC Voice Prompt Size Register Decrement Enable
 - 0 No effect
 - 1 Voice prompt size register is decreased by '1' every interface
- DTRS Enable Data Transfer from SPI2/SPI3
 - 0 Disable data transfer
 - 1 Transfer data from SPI2DR or SPI3DR to FADPCM decoder block every interface
- ATRIGS[1:0] Automatically Read Trigger Selection for SPI2 or SPI3

ATRIGS1	ATRIGS0	Description
0	0	No automatically read trigger
0	1	Voice prompt table data fetch for address, size and inform by an internal counter
1	0	Voice prompt data fetch for play by FADPCM decoder FIFO empty signal (1-byte, only one interface)
1	1	Voice prompt data fetch for play by FADPCM decoder FIFO empty signal (8-byte, eight interface continuously)

NOTE)

1. ATRIGS[1:0] bits should not be changed during the interface with a serial flash for voice prompt data.

FAFLAG (FADPCM Interrupt Flag Register) : 40B6H (XSFR)

7	6	5	4	3	2	1	0
SFSTOP	–	–	–	VPEDIFR	VPTBLIFR	DFEIFR	DMIFR
R/W	–	–	–	R/W	R/W	R/W	R/W

Initial value : 00H

SFSTOP Stop the Serial Flash Interface for reading voice data

0 No effect

1 Stop with a serial flash interface (When write, automatically cleared '0' after being execution)

NOTE)

1. It should not be restarted an interface by the SFRDST bit set to '1' until the end of the current byte interface with SPI2 or SPI3

VPEDIFR When voice prompt end interrupt occurs, this bit becomes '1'. The flag is cleared only by writing a '0' to the bit. So, the flag should be cleared by software. Write '1' has no effect.

- 0 Voice prompt end interrupt no generation
- 1 Voice prompt end interrupt generation

VPTBLIFR When voice prompt table data receive end interrupt occurs, this bit becomes '1'. The flag is cleared only by writing a '0' to the bit. So, the flag should be cleared by software. Write '1' has no effect.

- 0 Voice prompt table data receive end interrupt no generation
- 1 Voice prompt table data receive end interrupt generation

DFEIFR When FADPCM decoder FIFO empty interrupt occurs, this bit becomes '1'. The flag is cleared only by writing a '0' to the bit. So, the flag should be cleared by software. Write '1' has no effect.

- 0 FADPCM decoder FIFO empty interrupt no generation
- 1 FADPCM decoder FIFO empty interrupt generation

DMIFR When FADPCM decoder match interrupt occurs, this bit becomes '1'. The flag is cleared only by writing a '0' to the bit. So, the flag should be cleared by software. Write '1' has no effect.

- 0 FADPCM decoder match interrupt no generation
- 1 FADPCM decoder match interrupt generation

12. Power Down Operation

12.1 Overview

The MC97F60128 has two power-down modes to minimize the power consumption of the device. In power down mode, power consumption is reduced considerably. The device provides three kinds of power saving functions, Main-IDLE, Sub-IDLE and STOP mode. In three modes, program is stopped.

12.2 Peripheral Operation in IDLE/STOP Mode

Peripheral	IDLE Mode	STOP Mode
CPU	ALL CPU Operation are Disable	ALL CPU Operation are Disable
RAM	Retain	Retain
Basic Interval Timer	Operates Continuously	Stop
Watch Dog Timer	Operates Continuously	Stop (Can be operated with WDTRC OSC)
Watch Timer	Operates Continuously	Stop (Can be operated with sub clock)
Timer0~8	Operates Continuously	Halted (Only when the Event Counter Mode is Enabled, Timer operates Normally)
10-bit PWM	Operates Continuously	Stop
ADC	Operates Continuously	Stop
DAC	Operates Continuously	Retain output level
BUZ	Operates Continuously	Stop
SPI2/3	Operates Continuously	Only operate with external clock
UART2/3/4	Operates Continuously	Only operate with external clock
USI0/1	Operates Continuously	Only operate with external clock
LCD Controller	Operates Continuously	Stop (Can be operated with sub clock)
FADPCM	Operates Continuously	Stop
PLL	Oscillation	Stop when the system clock (fx) is f_{PLL}
Internal OSC (8MHz)	Oscillation	Stop when the system clock (fx) is f_{IRC}
WDTRC OSC (5kHz)	Can be operated with setting value	Can be operated with setting value
Main OSC (0.4~12MHz)	Oscillation	Stop when $fx = f_{XIN}$
Sub OSC (32.768kHz)	Oscillation	Stop when $fx = f_{SUB}$
I/O Port	Retain	Retain
Control Register	Retain	Retain
Address Data Bus	Retain	Retain
Release Method	By RESET, all Interrupts	By RESET, Timer Interrupt (EC0-EC7), SPI (External clock), External Interrupt, UART by Rx, WT (sub clock), WDT

Table 12-1 Peripheral Operation during Power Down Mode

12.3 IDLE Mode

The power control register is set to '01h' to enter the IDLE Mode. In this mode, the internal oscillation circuits remain active. Oscillation continues and peripherals are operated normally but CPU stop. It is released by reset or interrupt. To be released by interrupt, interrupt should be enabled before IDLE mode. If using reset, because the device becomes initialized state, the registers have reset value.




Figure 12.1 IDLE Mode Release Timing by External Interrupt

12.4 STOP Mode

The power control register is set to '03H' to enter the STOP Mode. In the stop mode, the selected oscillator, system clock and peripheral clock is stopped, but watch timer can be continued to operate with sub clock. With the clock frozen, all functions are stopped, but the on-chip RAM and control registers are held. For example, If the internal RC oscillator (f_{IRC}) is selected for the system clock and the sub clock (f_{SUB}) is oscillated, the internal RC oscillator STOP oscillation and the sub clock is continuously oscillated in stop mode. At that time, the watch timer and LCD controller can be operated with the sub clock.

The source for exit from STOP mode is hardware reset and interrupts. The reset re-defines all the control registers. When exit from STOP mode, enough oscillation stabilization time is required to normal operation. Figure 12.2 shows the timing diagram. When released from STOP mode, the Basic interval timer is activated on wake-up. Therefore, before STOP instruction, user must be set its relevant prescale divide ratio to have long enough time. This guarantees that oscillator has started and stabilized.




Figure 12.2 STOP Mode Release Timing by External Interrupt

12.5 Release Operation of STOP Mode

After STOP mode is released, the operation begins according to content of related interrupt register just before STOP mode start (Figure 12.3). If the global interrupt Enable Flag (IE.EA) is set to '1', the STOP mode is released by the interrupt which each interrupt enable flag = '1' and the CPU jumps to the relevant interrupt service routine. Even if the IE.EA bit is cleared to '0', the STOP mode is released by the interrupt of which the interrupt enable flag is set to '1'.




Figure 12.3 STOP Mode Release Flow

12.6 Register Map

Name	Address	Dir	Default	Description
PCON	87H	R/W	00H	Power Control Register

Table 12-2 Power Down Operation Register Map

12.7 Power Down Operation Register Description

The power down operation register consists of the power control register (PCON).

12.8 Register Description for Power Down Operation

PCON (Power Control Register) : 87H

7	6	5	4	3	2	1	0
PCON7	–	–	–	PCON3	PCON2	PCON1	PCON0
R/W	–	–	–	R/W	R/W	R/W	R/W

Initial value : 00H

PCON[7:0] Power Control
 01H IDLE mode enable
 03H STOP mode enable
 Other Values Normal operation

NOTE)

- To enter IDLE mode, PCON must be set to '01H'.
- To enter STOP mode, PCON must be set to '03H'.
- The PCON register is automatically cleared by a release signal in STOP/IDLE mode.
- Three or more NOP instructions must immediately follow the instruction that make the device enter STOP/IDLE mode. Refer to the following examples.

```
Ex1) MOV PCON, #01H ; IDLE mode
      NOP
      NOP
      NOP
      .
      .
      .
```

```
Ex2) MOV PCON, #03H ; STOP mode
      NOP
      NOP
      NOP
      .
      .
      .
```


13. RESET

13.1 Overview

The following is the hardware setting value.

On Chip Hardware	Initial Value
Program Counter (PC)	0000h
Accumulator	00h
Stack Pointer (SP)	07h
Peripheral Clock	On
Control Register	Refer to the Peripheral Registers

Table 13-1 Reset State

13.2 Reset Source

The MC97F60128 has five types of reset sources. The following is the reset sources.

- External RESETB
- Power ON RESET (POR)
- WDT Overflow Reset (In the case of WDTEN = `1`)
- Low Voltage Reset (In the case of LVREN = `0`)
- Flash fail detection (Parity Check)
- OCD Reset

13.3 RESET Block Diagram




Figure 13.1 RESET Block Diagram

13.4 RESET Noise Canceller

The Figure 13.2 is the noise canceller diagram for noise cancellation of RESET. It has the noise cancellation value of about 2us (@V_{DD}=5V) to the low input of system reset.




Figure 13.2 Reset noise canceller timer diagram

13.5 Power on RESET

When rising device power, the POR (Power On Reset) has a function to reset the device. If POR is used, it executes the device RESET function instead of the RESET IC or the RESET circuits.




Figure 13.3 Fast VDD Rising Time




Figure 13.4 Internal RESET Release Timing On Power-Up




Figure 13.5 Configuration Timing when Power-on




Figure 13.6 Boot Process WaveForm

Process	Description	Remarks
①	-No Operation	
②	-1st POR level Detection	-about 1.4V
③	-(INT-OSC 8MHz/8)x256x28h Delay section (=10ms) -VDD input voltage must rise over than flash operating voltage for Config read	-Slew Rate $\geq 0.05V/ms$
④	- Config read point	-about 1.5V ~ 1.6V -Config Value is determined by Writing Option
⑤	- Rising section to Reset Release Level	-16ms point after POR or Ext_reset release
⑥	- Reset Release section (BIT overflow) i) after16ms, after External Reset Release (External reset) ii) 16ms point after POR (POR only)	- BIT is used for Peripheral stability
⑦	-Normal operation	

Table 13-2 Boot Process Description

13.6 External RESETB Input

The External RESETB is the input to a Schmitt trigger. If RESETB pin is held with low for at least 10us over within the operating voltage range and stable oscillation, it is applied and the internal state is initialized. After reset state becomes '1', it needs the stabilization time with 16ms and after the stable state, the internal RESET becomes '1'. The Reset process step needs 5 oscillator clocks. And the program execution starts at the vector address stored at address 0000H.




Figure 13.7 Timing Diagram after RESET




Figure 13.8 Oscillator generating waveform example

NOTE)

1. As shown Figure 13.8, the stable generating time is not included in the start-up time.
2. The RESETB pin has a pull-up resistor by H/W.

13.7 Brown Out Detector Processor

The MC97F60128 has an On-chip brown-out detection circuit (BOD) for monitoring the VDD level during operation by comparing it to a fixed trigger level. The trigger level for the BOD can be selected by LVRVS[3:0] bit to be 1.60V, 2.00V, 2.10V, 2.20V, 2.32V, 2.44V, 2.59V, 2.75V, 2.93V, 3.14V, 3.38V, 3.67V, 4.00V, 4.40V. In the STOP mode, this will contribute significantly to the total current consumption. So to minimize the current consumption, the LVREN bit is set to off by software.




Figure 13.9 Block Diagram of BOD




Figure 13.10 Internal Reset at the power fail situation




Figure 13.11 Configuration timing when BOD RESET

13.8 LVI Block Diagram




Figure 13.12 LVI Diagram

13.9 Register Map

Name	Address	Dir	Default	Description
LVICR	86H	R/W	00H	Low Voltage Indicator Control Register
RSTFR	E8H	R/W	80H	Reset Flag Register
LVRCCR	D8H	R/W	00H	Low Voltage Reset Control Register

Table 13-3 Reset Operation Register Map

13.10 Reset Operation Register Description

The reset control register consists of the reset flag register (RSTFR), low voltage reset control register (LVRCCR) and low voltage indicator control register (LVICR).

13.11 Register Description for Reset Operation

RSTFR (Reset Flag Register) : E8H

7	6	5	4	3	2	1	0
PORF	EXTRF	WDTRF	OCDRF	LVRF	–	–	FPRIRF
RW	RW	RW	RW	RW	–	–	RW

Initial value : 80H

PORF	Power-On Reset flag bit. The bit is reset by writing '0' to this bit. 0 No detection 1 Detection
EXTRF	External Reset (RESETB) flag bit. The bit is reset by writing '0' to this bit or by Power-On Reset. 0 No detection 1 Detection
WDTRF	Watch Dog Reset flag bit. The bit is reset by writing '0' to this bit or by Power-On Reset. 0 No detection 1 Detection
OCDRF	On-Chip Debug Reset flag bit. The bit is reset by writing '0' to this bit or by Power-On Reset. 0 No detection 1 Detection
LVRF	Low Voltage Reset flag bit. The bit is reset by writing '0' to this bit or by Power-On Reset. 0 No detection 1 Detection
FPRIRF	Flash ROM Parity Fail Reset flag bit. This bit is set to '1' by a reset of flash ROM parity fail detection during the CPU fetches the next flash ROM data. This bit is reset by writing '0' to this bit or by Power-On Reset. 0 No detection 1 Detection

NOTE)

1. When the Power-On Reset occurs, the PORF bit is only set to "1", the other flag (WDTRF and OCDRF) bits are all cleared to "0".
2. When the Power-On Reset occurs, the EXTRF bit is unknown, At that time, the EXTRF bit can be set to "1" when External Reset (RESETB) occurs.
3. When the Power-On Reset occurs, the LVRF bit is unknown, At that time, the LVRF bit can be set to "1" when LVR Reset occurs.
4. When a reset except the POR occurs, the corresponding flag bit is only set to "1", the other flag bits are kept in the previous values.

LVRCR (Low Voltage Reset Control Register) : D8H

7	6	5	4	3	2	1	0
LVRST	–	–	LVRVS3	LVRVS2	LVRVS1	LVRVS0	LVREN
RW	–	–	RW	RW	RW	RW	RW

Initial value : 00H

LVRST LVR Enable when Stop Release
 0 Not effect at stop release
 1 LVR enable at stop release

NOTE)

1. When this bit is '1', the LVREN bit is cleared to '0' by stop mode to release. (LVR enable)
2. When this bit is '0', the LVREN bit is not effect by stop mode to release.

LVRVS[3:0] LVR Voltage Select

LVRVS3	LVRVS2	LVRVS1	LVRVS0	Description
0	0	0	0	1.60V
0	0	0	1	2.00V
0	0	1	0	2.10V
0	0	1	1	2.20V
0	1	0	0	2.32V
0	1	0	1	2.44V
0	1	1	0	2.59V
0	1	1	1	2.75V
1	0	0	0	2.93V
1	0	0	1	3.14V
1	0	1	0	3.38V
1	0	1	1	3.67V
1	1	0	0	4.00V
1	1	0	1	4.40V
1	1	1	0	Not available
1	1	1	1	Not available

LVREN LVR Operation
 0 LVR Enable
 1 LVR Disable

NOTE)

1. The LVRVS[3:0] and LVREN bits are cleared by a power-on reset but are retained by other reset.
2. The LVRVS[3:0] bits should be set to '0000b' while LVREN bit is "1".

LVICR (Low Voltage Indicator Control Register) : 86H

7	6	5	4	3	2	1	0
-	-	LVIF	LVIEN	LVILS3	LVILS2	LVILS1	LVILS0
-	-	RW	RW	RW	RW	RW	RW

Initial value : 00H

LVIF Low Voltage Indicator Flag Bit

0 No detection

1 Detection

LVIEN LVI Enable/Disable

0 Disable

1 Enable

LVILS[3:0] LVI Level Select

LVILS3	LVILS2	LVILS1	LVILS0	Description
--------	--------	--------	--------	-------------

0	0	0	0	2.00V
---	---	---	---	-------

0	0	0	1	2.10V
---	---	---	---	-------

0	0	1	0	2.20V
---	---	---	---	-------

0	0	1	1	2.32V
---	---	---	---	-------

0	1	0	0	2.44V
---	---	---	---	-------

0	1	0	1	2.59V
---	---	---	---	-------

0	1	1	0	2.75V
---	---	---	---	-------

0	1	1	1	2.93V
---	---	---	---	-------

1	0	0	0	3.14V
---	---	---	---	-------

1	0	0	1	3.38V
---	---	---	---	-------

1	0	1	0	3.67V
---	---	---	---	-------

1	0	1	1	4.00V
---	---	---	---	-------

1	1	0	0	4.40V
---	---	---	---	-------

Other Values				Not available
--------------	--	--	--	---------------

14. On-chip Debug System

14.1 Overview

14.1.1 Description

On-chip debug system (OCD2) of MC97F60128 can be used for programming the non-volatile memories and on-chip debugging. Detail descriptions for programming via the OCD2 interface can be found in the following chapter.

Figure 14.1 shows a block diagram of the OCD2 interface and the On-chip Debug system.

14.1.2 Feature

- Two-wire external interface: 1-wire serial clock input, 1-wire bi-directional serial data bus
- Debugger Access to:
 - All Internal Peripheral Units
 - Internal data RAM
 - Program Counter
 - Flash and Data EEPROM Memories
- Extensive On-chip Debug Support for Break Conditions, Including
 - Break Instruction
 - Single Step Break
 - Program Memory Break Points on Single Address
 - Programming of Flash, EEPROM, Fuses and Lock Bits through the two-wire Interface
 - On-chip Debugging Supported by OCD dongle
- Operating frequency
- Supports the maximum frequency of the target MCU




Figure 14.1 Block Diagram of On-Chip Debug System

14.2 Two-Pin External Interface

14.2.1 Basic Transmission Packet

- 10-bit packet transmission using two-pin interface.
- packet consists of 8-bit data, 1-bit parity and 1-bit acknowledge.
- Parity is even of '1' for 8-bit data in transmitter.
- Receiver generates acknowledge bit as '0' when transmission for 8-bit data and its parity has no error.
- When transmitter has no acknowledge (Acknowledge bit is '1' at tenth clock), error process is executed in transmitter.
- When acknowledge error is generated, host PC makes stop condition and transmits command which has error again.
- Background debugger command is composed of a bundle of packet.
- Start condition and stop condition notify the start and the stop of background debugger command respectively.




Figure 14.2 10-bit Transmission Packet

14.2.2 Packet Transmission Timing

14.2.2.1 Data Transfer




Figure 14.3 Data Transfer on the Twin Bus

14.2.2.2 Bit Transfer




Figure 14.4 Bit Transfer on the Serial Bus

14.2.2.3 Start and Stop Condition




Figure 14.5 Start and Stop Condition

14.2.2.4 Acknowledge Bit




Figure 14.6 Acknowledge on the Serial Bus




Figure 14.7 Clock Synchronization during Wait Procedure

14.2.3 Connection of Transmission

Two-pin interface connection uses open-drain(wire-AND bidirectional I/O).




Figure 14.8 Connection of Transmission

14.2.4 Circuit

15. Flash Memory

15.1 Overview

15.1.1 Description

MC97F60128 incorporates flash memory to which a program can be written, erased and overwritten while mounted on the board. The flash memory can be read by 'MOVC' instruction and it can be programmed in OCD, serial ISP mode or user program mode.

- Flash Size : 128kbytes
- Single power supply program and erase
- Command interface for fast program and erase operation
- Up to 10,000 program/erase cycles at typical voltage and temperature for flash memory

NOTE)

1. The RXE bit of USInCR2/UARTnCR2 register should be disabled before flash memory erase and write start.

15.1.2 Flash Program ROM Structure




Figure 15.1 Flash Program ROM Structure

15.1.3 Register Map

Name	Address	Direction	Default	Description
FSADRH	FAH	R/W	00H	Flash Sector Address High Register
FSADRM	FBH	R/W	00H	Flash Sector Address Middle Register
FSADRL	FCH	R/W	00H	Flash Sector Address Low Register
FIDR	FDH	R/W	00H	Flash Identification Register
FMCR	FEH	R/W	00H	Flash Mode Control Register

Table 15-1 Flash Memory Register Map

15.1.4 Register Description for Flash Memory Control and Status

Flash control register consists of the flash sector address high register (FSADRH), flash sector address middle register (FSADRM), flash sector address low register (FSADRL), flash identification register (FIDR) and flash mode control register (FMCR). They are mapped to SFR area and can be accessed only in programming mode.

15.1.5 Register Description for Flash

FSADRH (Flash Sector Address High Register): FAH

7	6	5	4	3	2	1	0
–	–	–	–	FSADRH3	FSADRH2	FSADRH1	FSADRH0
–	–	–	–	RW	RW	RW	RW

Initial value: 00H

FSADRH[3:0] Flash Sector Address High

FSADRM (Flash Sector Address Middle Register): FBH

7	6	5	4	3	2	1	0
FSADRM7	FSADRM6	FSADRM5	FSADRM4	FSADRM3	FSADRM2	FSADRM1	FSADRM0
RW	RW	RW	RW	RW	RW	RW	RW

Initial value: 00H

FSADRM[7:0] Flash Sector Address Middle

FSADRL (Flash Sector Address Low Register): FCH

7	6	5	4	3	2	1	0
FSADRL7	FSADRL6	FSADRL5	FSADRL4	FSADRL3	FSADRL2	FSADRL1	FSADRL0
RW	RW	RW	RW	RW	RW	RW	RW

Initial value: 00H

FSADRL[7:0] Flash Sector Address Low

FIDR (Flash Identification Register): FDH

7	6	5	4	3	2	1	0
FIDR7	FIDR6	FIDR5	FIDR4	FIDR3	FIDR2	FIDR1	FIDR0
RW	RW	RW	RW	RW	RW	RW	RW

Initial value: 00H

FIDR[7:0] Flash Identification

Others No identification value

10100101 Identification value for a flash mode

(These bits are automatically cleared to logic '00H' immediately after one time operation)

FMCR (Flash Mode Control Register): FEH

7	6	5	4	3	2	1	0
FMBUSY	–	–	–	–	FMCR2	FMCR1	FMCR0
R	–	–	–	–	RW	RW	RW

Initial value: 00H

FMBUSY Flash Mode Busy Bit. This bit will be used for only debugger.

0 No effect when “1” is written

1 Busy

FMCR[2:0] Flash Mode Control Bits. During a flash mode operation, the CPU is hold and the global interrupt is on disable state regardless of the IE.7 (EA) bit.

FMCR2 FMCR1 FMCR0 Description

0 0 1 Select flash page buffer reset mode and start regardless of the FIDR value (Clear all 128bytes to ‘0’)

0 1 0 Select flash sector erase mode and start operation when the FIDR=“10100101b’

0 1 1 Select flash sector write mode and start operation when the FIDR=“10100101b’

1 0 0 Select flash sector hard lock and Start operation when the FIDR=“10100101b’

Others Values: No operation

(These bits are automatically cleared to logic ‘00H’ immediately after one time operation)

15.1.6 Serial In-System Program (ISP) Mode

Serial in-system program uses the interface of debugger which uses two wires. Refer to chapter 14 in details about debugger

15.1.7 Protection Area (User program mode)

MC97F60128 can program its own flash memory (protection area). The protection area can not be erased or programmed. The protection areas are available only when the PAEN bit is cleared to '0', that is, enable protection area at the configure option 2 if it is needed. If the protection area isn't enabled (PAEN = '1'), this area can be used as a normal program memory.

The size of protection area can be varied by setting of configure option 2.

Protection Area Size Select			Size of Protection Area	Address of Protection Area
PASS2	PASS1	PASS0		
0	0	0	768 bytes	0100H – 03FFH
0	0	1	1.7 Kbytes	0100H – 07FFH
0	1	0	2.7 Kbytes	0100H – 0BFFH
0	1	1	3.7 Kbytes	0100H – 0FFFH
1	0	0	123.7 Kbytes	0100H – 1EFFFH
1	0	1	125.7 Kbytes	0100H – 1F7FFH
1	1	0	126.7 Kbytes	0100H – 1FBFFH
1	1	1	127.5 Kbytes	0100H – 1FEFFH

Table 15-2 Protection Area size

NOTE)

1. Refer to chapter 16 in configure option control.

15.1.8 Erase Mode

The sector erase program procedure in user program mode

1. Page buffer clear (FMCR=0x01)
2. Write '0' to page buffer
3. Set flash sector address register (FSADRH/FSADRM/FSADRL).
4. Set flash identification register (FIDR).
5. Check the UserID for to prevent the invalid work^(Note).
6. Set flash mode control register (FMCR).
7. Erase verify

NOTE)

1. Please refer to the chapter "Protection for Invalid Erase/Write"
2. On flash memory erase and write, it should be disabled the RXE bit of USInCR2/UARTnCR2 register.

Program Tip – sector erase

```

ANL    EO, #0xF8                ;Set DPTR0
MOV    FMCR, #0x01              ;page buffer clear
NOP    ;Dummy instruction, This instruction must be needed.
NOP    ;Dummy instruction, This instruction must be needed.
NOP    ;Dummy instruction, This instruction must be needed.

MOV    A, #0
MOV    R0, #SectorSize          ;Sector size of Device
MOV    DPH, #0x80               ;Page Buffer Address is 8000H
MOV    DPL, #0

Pgbuf_clr:
MOVX   @DPTR, A
INC    DPTR
DJNZ   R0, Pgbuf_clr           ;Write '0' to all page buffer

MOV    FSADRH, #SAH             ;Sector Address High Byte. If used BANK1,SAH is 1.
MOV    FSADRM, #SAM             ;Sector Address Middle Byte
MOV    FSADRL, #SAL             ;Sector Address Low Byte
MOV    FIDR, #0xA5              ;Identification value

MOV    A, #ID_DATA_1            ;Check the UserID(written by user)
CJNE   A, UserID1, No_WriteErase;This routine for UserID must be needed.
MOV    A, #ID_DATA_2
CJNE   A, UserID2, No_WriteErase

MOV    FMCR, #0x02              ;Start flash erase mode
NOP    ;Dummy instruction, This instruction must be needed.
NOP    ;Dummy instruction, This instruction must be needed.
NOP    ;Dummy instruction, This instruction must be needed.

LJMP   Erase_verify
---
No_WriteErase:
MOV    FIDR, #00H
MOV    UserID1, #00H
MOV    UserID2, #00H
---
Erase_verify:
---
Verify_error:
---
```

15.1.9 Write Mode

The sector Write program procedure in user program mode

1. Page buffer clear (FMCR=0x01)
2. Write data to page buffer
3. Set flash sector address register (FSADRH/FSADRM/FSADRL).
4. Set flash identification register (FIDR).
5. Check the UserID for to prevent the invalid work^(Note1).
6. Set flash mode control register (FMCR).
7. Erase verify

NOTE)

1. Please refer to the chapter "Protection for Invalid Erase/Write".
2. All data of the sector should be "00H" before writing data to a sector.
3. On flash memory erase and write, it should be disabled the RXE bit of USInCR2/UARTnCR2 register.

Program Tip – sector write

```

ANL    EO, #0xF8                ;Set DPTR0
MOV    FMCR, #0x01              ;page buffer clear
NOP    ;Dummy instruction, This instruction must be needed.
NOP    ;Dummy instruction, This instruction must be needed.
NOP    ;Dummy instruction, This instruction must be needed.

MOV    A, #0
MOV    R0, #SectorSize          ;Sector size of Device
MOV    DPH, #0x80                ;Page Buffer Address is 8000H
MOV    DPL, #0

Pgbuf_WR: MOVX   @DPTR, A
INC    A
INC    DPTR
DJNZ   R0, Pgbuf_WR             ;Write data to all page buffer

MOV    FSADRH, #SAH              ;Sector Address High Byte. If used BANK1,SAH is 1.
MOV    FSADRM, #SAM              ;Sector Address Middle Byte
MOV    FSADRL, #SAL              ;Sector Address Low Byte
MOV    FIDR, #0xA5              ;Identification value

MOV    A, #ID_DATA_1             ;Check the UserID(written by user)
CJNE   A, UserID1, No_WriteErase;This routine for UserID must be needed.
MOV    A, #ID_DATA_2
CJNE   A, UserID2, No_WriteErase

MOV    FMCR, #0x03              ;Start flash write mode
NOP    ;Dummy instruction, This instruction must be needed.
NOP    ;Dummy instruction, This instruction must be needed.
NOP    ;Dummy instruction, This instruction must be needed.

LJMP   Write_verify
---
No_WriteErase:
MOV    FIDR, #00H
MOV    UserID1, #00H
MOV    UserID2, #00H
---
Write_verify:
---
Verify_error:
---
```

The Byte Write program procedure in user program mode

1. Page buffer clear (FMCR=0x01)
2. Write data to page buffer
3. Set flash sector address register (FSADRH/FSADRM/FSADRL).
4. Set flash identification register (FIDR).
5. Check the UserID for to prevent the invalid work^(Note1).
6. Set flash mode control register (FMCR).
7. Erase verify

NOTE)

1. Please refer to the chapter "Protection for Invalid Erase/Write".
2. Data of the address should be "00H" before writing data to an address.
3. On flash memory erase and write, it should be disabled the RXE bit of USInCR2/UARTnCR2 register.

Program Tip – byte write

```

ANL    EO,#0xF8                ;Set DPTR0
MOV    FMCR,#0x01              ;page buffer clear
NOP                    ;Dummy instruction, This instruction must be needed.
NOP                    ;Dummy instruction, This instruction must be needed.
NOP                    ;Dummy instruction, This instruction must be needed.

MOV    A,#5
MOV    DPH,#0x80
MOV    DPL,#0
MOVX   @DPTR,A                ;Write data to page buffer

MOV    A,#6
MOV    DPH,#0x80
MOV    DPL,#0x05
MOVX   @DPTR,A                ;Write data to page buffer

MOV    FSADRH,#SAH             ;Sector Address High Byte. If used BANK1,SAH is 1.
MOV    FSADRM,#SAM             ;Sector Address Middle Byte
MOV    FSADRL,#SAL             ;Sector Address Low Byte
MOV    FIDR,#0xA5              ;Identification value

MOV    A,#ID_DATA_1            ;Check the UserID(written by user)
CJNE   A,UserID1,No_WriteErase;This routine for UserID must be needed.
MOV    A,#ID_DATA_2
CJNE   A,UserID2,No_WriteErase

MOV    FMCR,#0x03              ;Start flash write mode
NOP                    ;Dummy instruction, This instruction must be needed.
NOP                    ;Dummy instruction, This instruction must be needed.
NOP                    ;Dummy instruction, This instruction must be needed.

LJMP   Write_verify
---
No_WriteErase:
MOV    FIDR,#00H
MOV    UserID1,#00H
MOV    UserID2,#00H
---
Write_verify:
---
Verify_error:
---
```

15.1.10 Protection for Invalid Erase/Write

It should be taken care to the flash erase/write programming in code.

You must make preparations for invalid jump to the flash erase/write code by malfunction, noise and power off.

NOTE) For more information, please refer to the appendix "Flash Protection for Invalid Erase/Write".

1. User ID check routine for the flash erase/write code.

```
ErWt_rtn:
---
MOV    FIDR,#10100101B      ;ID Code
MOV    A,#ID_DATA_1        ;Ex) ID_DATA_1: 93H, ID_DATA_2: 85H, ID_DATA_3: 5AH
CJNE   A,UserID1,No_WriteErase
MOV    A,#ID_DATA_2
CJNE   A,UserID2,No_WriteErase
MOV    A,#ID_DATA_3
CJNE   A,UserID3,No_WriteErase
MOV    FPCR,#0x??          ;0x03 if write, 0x02 if erase
---
---
RET

No_WriteErase:
MOV    FIDR,#00H
MOV    UserID1,#00H
MOV    UserID2,#00H
MOV    UserID3,#00H
MOV    Flash_flag,#00H
RET
```

If code is like the above lines, an invalid flash erase/write can be avoided.

NOTE) On flash memory erase and write, it should be disabled the RXE bit of USInCR2/UARTnCR2 register

2. It is important where the UserID1/2/3 is written. It will be remain the invalid flash erase/write problem if the UserID1/2/3 is written at the above line of the instruction "MOV FIDR,#10100101B". So. It had better writing the UserID1/2/3 in another routine after return.

```
Decide_ErWt:
---
MOV    Flash_flag1,#38H    ;Random value for example, in case of erase/write needs
MOV    FSADRL,#20H        ;Here 20H is example,
MOV    Flash_flag2,#75H
RET
```

3. The flash sector address (FSADRH/FSADRM/FSADRL) should always keep the address of the flash which is used for data area. For example, The FSADRH/FSADRM is always 0x01/0xff" if 0x01ff00 to 0x01ffff is used for data.

4. Overview of main

```

---
CALL    Work1
CALL    Decide_ErWt
CALL    Work2
CALL    ID_write
CALL    Work3
CALL    Flash_erase
CALL    Flash_write
---
---
---
ID_wire:
MOV     A,#38H
CJNE   A,Flash_flag1,No_write_ID
MOV     A,#75H
CJNE   A,Flash_flag2,No_write_ID
MOV   UserID1,#ID_DATA_1      ;Write User ID1
MOV     A,#38H
CJNE   A,Flash_flag1,No_write_ID
MOV     A,#75H
CJNE   A,Flash_flag2,No_write_ID
MOV   UserID2,#ID_DATA_2      ;Write User ID2
MOV     A,#38H
CJNE   A,Flash_flag1,No_write_ID
MOV     A,#75H
CJNE   A,Flash_flag2,No_write_ID
MOV   UserID3,#ID_DATA_3      ;Write User ID3
RET

No_write_ID:
MOV     UserID1,#00H
MOV     UserID2,#00H
MOV     UserID3,#00H
RET

```

15.1.10.1 Flow of Protection for Invalid Erase/Write




Figure 15.2 Flow of Protection for Invalid Erase/Write

15.1.11 Read Mode

The Reading program procedure in user program mode

1. Load receive data from flash memory on MOVC instruction by indirectly addressing mode.

Program Tip – reading

```

ANL    EO, #0xF8                ;Set DPTR0
ORL    MEX2, #0x90              ;If used BANK1, set MCM and MCB is '1',
ANL    MEX3, #0x7F              ;If used BANK0, set MCM and MCB is '0',

MOV    A, #0
MOV    DPH, #0xFE
MOV    DPL, #0x80                ;flash memory address

MOVC   A, @A+DPTR                ;read data from flash memory

```

15.1.12 Code Write Protection Mode

The Code Write Protection program procedure in user program mode

1. Set flash identification register (FIDR).
2. Check the UserID for to prevent the invalid work^(Note).
3. Set flash mode control register (FMCR).

NOTE) Please refer to the chapter “Protection for Invalid Erase/Write”

Program Tip – Code Write Protection

```

MOV    FIDR, #0xA5                ;Identification value

MOV    A, #ID_DATA_1              ;Check the UserID(written by user)
CJNE   A, UserID1, No_WriteErase;This routine for UserID must be needed.
MOV    A, #ID_DATA_2
CJNE   A, UserID2, No_WriteErase

MOV    FMCR, #0x04                ;Start flash Code Write Protection mode
NOP    ;Dummy instruction, This instruction must be needed.
NOP    ;Dummy instruction, This instruction must be needed.
NOP    ;Dummy instruction, This instruction must be needed.

No_WriteErase:
MOV    FIDR, #00H
MOV    UserID1, #00H
MOV    UserID2, #00H
---
```

16. Configure Option

16.1 Configure Option Control

The data for configure option should be written in the configure option area (003EH – 003FH) by programmer (Writer tools).

CONFIGURE OPTION 1 : ROM Address 003FH

7	6	5	4	3	2	1	0
R_P	HL	FFCK	VAPEN	–	–	–	–

Initial value : 00H

R_P	Code Read Protection
0	Disable
1	Enable
HL	Code Write Protection
0	Disable
1	Enable
FFCK	Enable/Disable Parity bit Check Function for flash fail detection
0	Disable flash fail detection function
1	Enable flash fail detection function
VAPEN	Vector Area(00H – FFH) Protection Enable/Disable
0	Disable Protection (Erasable by instruction)
1	Enable Protection (Not erasable by instruction)

CONFIGURE OPTION 2: ROM Address 003EH

7	6	5	4	3	2	1	0
–	–	–	–	PAEN	PASS2	PASS1	PASS0

Initial value : 00H

PAEN	Enable Specific Area Write Protection		
0	Disable Protection (Erasable by instruction)		
1	Enable Protection (Not erasable by instruction)		
PASS [1:0]	Select Specific Area for Write Protection		
NOTE)			
1. When PAEN = '1', it is applied.			
PASS2	PASS1	PASS0	Description
0	0	0	768 Bytes (0100h – 03FFH)
0	0	1	1.7K Bytes (0100h – 07FFH)
0	1	0	2.7K Bytes (0100h – 0BFFH)
0	1	1	3.7K Bytes (0100h – 0FFFH)
1	0	0	123.7K Bytes (0100h – 1EFFFH)
1	0	1	125.7K Bytes (0100h – 01F7FFH)
1	1	0	126.7K Bytes (0100h – 01FBFFH)
1	1	1	127.5K Bytes (0100h – 01FEFFH)

17. APPENDIX

17.1 Instruction Table

Instructions are either 1, 2 or 3 bytes long as listed in the 'Bytes' column below.

Each instruction takes either 1, 2 or 4 machine cycles to execute as listed in the following table. 1 machine cycle comprises 2 system clock cycles.

ARITHMETIC				
Mnemonic	Description	Bytes	Cycles	Hex code
ADD A,Rn	Add register to A	1	1	28-2F
ADD A,dir	Add direct byte to A	2	1	25
ADD A,@Ri	Add indirect memory to A	1	1	26-27
ADD A,#data	Add immediate to A	2	1	24
ADDC A,Rn	Add register to A with carry	1	1	38-3F
ADDC A,dir	Add direct byte to A with carry	2	1	35
ADDC A,@Ri	Add indirect memory to A with carry	1	1	36-37
ADDC A,#data	Add immediate to A with carry	2	1	34
SUBB A,Rn	Subtract register from A with borrow	1	1	98-9F
SUBB A,dir	Subtract direct byte from A with borrow	2	1	95
SUBB A,@Ri	Subtract indirect memory from A with borrow	1	1	96-97
SUBB A,#data	Subtract immediate from A with borrow	2	1	94
INC A	Increment A	1	1	04
INC Rn	Increment register	1	1	08-0F
INC dir	Increment direct byte	2	1	05
INC @Ri	Increment indirect memory	1	1	06-07
DEC A	Decrement A	1	1	14
DEC Rn	Decrement register	1	1	18-1F
DEC dir	Decrement direct byte	2	1	15
DEC @Ri	Decrement indirect memory	1	1	16-17
INC DPTR	Increment data pointer	1	2	A3
MUL AB	Multiply A by B	1	4	A4
DIV AB	Divide A by B	1	4	84
DA A	Decimal Adjust A	1	1	D4

LOGICAL				
Mnemonic	Description	Bytes	Cycles	Hex code
ANL A,Rn	AND register to A	1	1	58-5F
ANL A,dir	AND direct byte to A	2	1	55
ANL A,@Ri	AND indirect memory to A	1	1	56-57
ANL A,#data	AND immediate to A	2	1	54
ANL dir,A	AND A to direct byte	2	1	52
ANL dir,#data	AND immediate to direct byte	3	2	53
ORL A,Rn	OR register to A	1	1	48-4F
ORL A,dir	OR direct byte to A	2	1	45
ORL A,@Ri	OR indirect memory to A	1	1	46-47
ORL A,#data	OR immediate to A	2	1	44
ORL dir,A	OR A to direct byte	2	1	42
ORL dir,#data	OR immediate to direct byte	3	2	43
XRL A,Rn	Exclusive-OR register to A	1	1	68-6F
XRL A,dir	Exclusive-OR direct byte to A	2	1	65
XRL A,@Ri	Exclusive-OR indirect memory to A	1	1	66-67
XRL A,#data	Exclusive-OR immediate to A	2	1	64
XRL dir,A	Exclusive-OR A to direct byte	2	1	62
XRL dir,#data	Exclusive-OR immediate to direct byte	3	2	63
CLR A	Clear A	1	1	E4
CPL A	Complement A	1	1	F4
SWAP A	Swap Nibbles of A	1	1	C4
RL A	Rotate A left	1	1	23
RLC A	Rotate A left through carry	1	1	33
RR A	Rotate A right	1	1	03
RRC A	Rotate A right through carry	1	1	13

DATA TRANSFER				
Mnemonic	Description	Bytes	Cycles	Hex code
MOV A,Rn	Move register to A	1	1	E8-EF
MOV A,dir	Move direct byte to A	2	1	E5
MOV A,@Ri	Move indirect memory to A	1	1	E6-E7
MOV A,#data	Move immediate to A	2	1	74
MOV Rn,A	Move A to register	1	1	F8-FF
MOV Rn,dir	Move direct byte to register	2	2	A8-AF
MOV Rn,#data	Move immediate to register	2	1	78-7F
MOV dir,A	Move A to direct byte	2	1	F5
MOV dir,Rn	Move register to direct byte	2	2	88-8F
MOV dir,dir	Move direct byte to direct byte	3	2	85
MOV dir,@Ri	Move indirect memory to direct byte	2	2	86-87
MOV dir,#data	Move immediate to direct byte	3	2	75
MOV @Ri,A	Move A to indirect memory	1	1	F6-F7
MOV @Ri,dir	Move direct byte to indirect memory	2	2	A6-A7
MOV @Ri,#data	Move immediate to indirect memory	2	1	76-77
MOV DPTR,#data	Move immediate to data pointer	3	2	90
MOVC A,@A+DPTR	Move code byte relative DPTR to A	1	2	93
MOVC A,@A+PC	Move code byte relative PC to A	1	2	83
MOVX A,@Ri	Move external data(A8) to A	1	2	E2-E3
MOVX A,@DPTR	Move external data(A16) to A	1	2	E0
MOVX @Ri,A	Move A to external data(A8)	1	2	F2-F3
MOVX @DPTR,A	Move A to external data(A16)	1	2	F0
PUSH dir	Push direct byte onto stack	2	2	C0
POP dir	Pop direct byte from stack	2	2	D0
XCH A,Rn	Exchange A and register	1	1	C8-CF
XCH A,dir	Exchange A and direct byte	2	1	C5
XCH A,@Ri	Exchange A and indirect memory	1	1	C6-C7
XCHD A,@Ri	Exchange A and indirect memory nibble	1	1	D6-D7

BOOLEAN				
Mnemonic	Description	Bytes	Cycles	Hex code
CLR C	Clear carry	1	1	C3
CLR bit	Clear direct bit	2	1	C2
SETB C	Set carry	1	1	D3
SETB bit	Set direct bit	2	1	D2
CPL C	Complement carry	1	1	B3
CPL bit	Complement direct bit	2	1	B2
ANL C,bit	AND direct bit to carry	2	2	82
ANL C,/bit	AND direct bit inverse to carry	2	2	B0
ORL C,bit	OR direct bit to carry	2	2	72
ORL C,/bit	OR direct bit inverse to carry	2	2	A0
MOV C,bit	Move direct bit to carry	2	1	A2
MOV bit,C	Move carry to direct bit	2	2	92

BRANCHING				
Mnemonic	Description	Bytes	Cycles	Hex code
ACALL addr 11	Absolute jump to subroutine	2	2	11→F1
LCALL addr 16	Long jump to subroutine	3	2	12
RET	Return from subroutine	1	2	22
RETI	Return from interrupt	1	2	32
AJMP addr 11	Absolute jump unconditional	2	2	01→E1
LJMP addr 16	Long jump unconditional	3	2	02
SJMP rel	Short jump (relative address)	2	2	80
JC rel	Jump on carry = 1	2	2	40
JNC rel	Jump on carry = 0	2	2	50
JB bit,rel	Jump on direct bit = 1	3	2	20
JNB bit,rel	Jump on direct bit = 0	3	2	30
JBC bit,rel	Jump on direct bit = 1 and clear	3	2	10
JMP @A+DPTR	Jump indirect relative DPTR	1	2	73
JZ rel	Jump on accumulator = 0	2	2	60
JNZ rel	Jump on accumulator ≠0	2	2	70
CJNE A,dir,rel	Compare A,direct jne relative	3	2	B5
CJNE A,#d,rel	Compare A,immediate jne relative	3	2	B4
CJNE Rn,#d,rel	Compare register, immediate jne relative	3	2	B8-BF
CJNE @Ri,#d,rel	Compare indirect, immediate jne relative	3	2	B6-B7
DJNZ Rn,rel	Decrement register, jnz relative	2	2	D8-DF
DJNZ dir,rel	Decrement direct byte, jnz relative	3	2	D5

MISCELLANEOUS				
Mnemonic	Description	Bytes	Cycles	Hex code
NOP	No operation	1	1	00

ADDITIONAL INSTRUCTIONS (selected through EO[7:4])				
Mnemonic	Description	Bytes	Cycles	Hex code
MOVC @(DPTR++),A	M8051W/M8051EW-specific instruction supporting software download into program memory	1	2	A5
TRAP	Software break command	1	1	A5


In the above table, an entry such as E8-EF indicates a continuous block of hex opcodes used for 8 different registers, the register numbers of which are defined by the lowest three bits of the corresponding code. Non-continuous blocks of codes, shown as 11→F1 (for example), are used for absolute jumps and calls, with the top 3 bits of the code being used to store the top three bits of the destination address.

The CJNE instructions use the abbreviation #d for immediate data; other instructions use #data.

17.2 Flash Protection for Invalid Erase/Write

➤ Overview


This is example to prevent changing code or data in flash by abnormal operation(noise, unstable power, malfunction, etc...).



➤ How to protect the flash

- Divide into decision and execution to Erase/Write in flash.
 - Check the program sequence from decision to execution in order of precedence about Erase/Write.
 - Setting the flags in program and check the flags in main loop at the end
 - When the Flash Erase/Write is executed, check the flags. If not matched, do not execute.
- Check the range of Flash Sector Address
 - If the flash sector address is outside of specific area, do not execute.
- Use the Dummy Address
 - Set the flash sector address to dummy address in usually run time.
 - Change the flash sector address to real area range shortly before Erase/Write.
 - Even if invalid Erase/Write occurred, it will be Erase/Write in dummy address in flash.
- Use the LVR/LVI
 - Unstable or low powers give an adverse effect on MCU. So use the LVR/LVI

➤ Flowchart



➤ Descript of Flowchart

- ① Initialization
 - Set the LVR/LVI
Check the power by LVR/LVI and do not execute under unstable or low power.
 - Initialize User_ID1/2/3
 - Set Flash Sector Address High/Middle/Low to Dummy address
Dummy address is set to unused area range in flash.
- ② Decide to Write
 - When the Erase/Write are determined, set flag. Do not directly Erase/Write in flash.
 - Make the user data.
- ③ Check and Set User_ID1/2/3
 - In the middle of source, insert code which can check and set the flags.
 - By setting the User_ID 1/2/3 sequentially and identify the flow of the program.
- ④ Set Flash Sector Address
 - Set address to real area range shortly before Erase/Write in flash.
Set to Dummy address after Erase/Write
Even if invalid work occurred, it will be Erase/Write in Dummy address in flash.
- ⑤ Check Flags
 - If every flag(User_ID1/2/3, LVI, Flash Address Min/Max) was set, than do Erase/Write.
 - If the Flash Sector Address is outside of Min/Max, do not execute
 - Address Min/Max is set to unused area.
- ⑥ Initialize Flags
 - Initialize User_ID1/2/3
 - Set Flash Sector Address to Dummy Address
- Sample Source
 - Refer to the ABOV homepage.
 - It is created based on the MC97F2664.
 - Each product should be modified according to the Page Buffer Size and Flash Size

➤ Etc

- Protection by Configure option
 - Set flash protection by MCU Write Tool(OCD, PGM+, etc...)
 - Vector Area :
00H~FFH
 - Specific Area :
3.7k Bytes (Address 0100H – 0FFFH)
1.7k Bytes (Address 0100H – 07FFFH)
768 Bytes (Address 0100H – 03FFFH)
256 Bytes (Address 0100H – 01FFFH)
 - The range of protection may be different each product.

Table of contents

Revision history	2
1. Overview	4
1.1 Description	4
1.2 Features.....	5
1.3 Development tools	7
1.3.1 Compiler	7
1.3.2 OCD2(On-chip debugger) emulator and debugger	7
1.3.3 Programmer.....	8
1.4 MTP programming	10
1.4.1 Overview.....	10
1.4.2 On-Board programming.....	10
1.4.3 Circuit Design Guide.....	11
2. Block diagram	12
3. Pin assignment	13
4. Package Diagram	17
5. Pin Description.....	21
6. Port Structures	29
6.1 General Purpose I/O Port	29
6.2 External Interrupt I/O Port.....	30
7. Electrical Characteristics	31
7.1 Absolute Maximum Ratings	31
7.2 Recommended Operating Conditions	31
7.3 A/D Converter Characteristics	32
7.4 D/A Converter Characteristics	32
7.5 Power-On Reset Characteristics	33
7.6 Low Voltage Reset and Low Voltage Indicator Characteristics	33
7.7 Phase Locked Loop Characteristics	33
7.8 Internal RC Oscillator Characteristics.....	34
7.9 Internal Watch-Dog Timer RC Oscillator Characteristics.....	34
7.10 LCD Voltage Characteristics.....	35
7.11 DC Characteristics	36
7.12 AC Characteristics	38
7.13 SPI0/1/2/3 Characteristics	39
7.14 UART0/1/2/3/4 Characteristics	40
7.15 I2C0/1 Characteristics	41
7.16 Data Retention Voltage in Stop Mode	42
7.17 Internal Flash Rom Characteristics	43
7.18 Input/Output Capacitance	43
7.19 Main Clock Oscillator Characteristics	44
7.20 Sub Clock Oscillator Characteristics	45
7.21 Main Oscillation Stabilization Characteristics	46
7.22 Sub Oscillation Characteristics.....	46
7.23 Operating Voltage Range	47
7.24 Recommended Circuit and Layout	48
7.25 Recommended Circuit and Layout with SMPS Power	49
7.26 Typical Characteristics.....	50
8. Memory	53
8.1 Program Memory	53
8.2 Data Memory	55
8.3 External Data Memory.....	57
8.4 SFR Map.....	58
8.4.1 SFR Map Summary.....	58

8.4.2	SFR Map	60
8.4.3	SFR Map	71
9.	I/O Ports	77
9.1	I/O Ports.....	77
9.2	Port Register.....	77
9.2.1	Data Register (Px).....	77
9.2.2	Direction Register (PxIO)	77
9.2.3	Pull-up Resistor Selection Register (PxPU)	77
9.2.4	Open-drain Selection Register (PxOD)	77
9.2.5	Debounce Enable Register (PxDB).....	77
9.2.6	Port Function Selection Register (PxFSR).....	78
9.2.7	Register Map	78
9.3	P0 Port.....	80
9.3.1	P0 Port Description.....	80
9.3.2	Register description for P0	80
9.4	P1 Port.....	83
9.4.1	P1 Port Description.....	83
9.4.2	Register description for P1	83
9.5	P2 Port.....	87
9.5.1	P2 Port Description.....	87
9.5.2	Register description for P2	87
9.6	P3 Port.....	90
9.6.1	P3 Port Description.....	90
9.6.2	Register description for P3	90
9.7	P4 Port.....	93
9.7.1	P4 Port Description.....	93
9.7.2	Register description for P4	93
9.8	P5 Port.....	97
9.8.1	P5 Port Description.....	97
9.8.2	Register description for P5	97
9.9	P6 Port.....	100
9.9.1	P6 Port Description.....	100
9.9.2	Register description for P6	100
9.10	P7 Port.....	103
9.10.1	P7 Port Description.....	103
9.10.2	Register description for P7	103
9.11	P8 Port.....	106
9.11.1	P8 Port Description.....	106
9.11.2	Register description for P8	106
9.12	P9 Port.....	108
9.12.1	P9 Port Description.....	108
9.12.2	Register description for P9	108
9.13	PA Port.....	111
9.13.1	PA Port Description.....	111
9.13.2	Register description for PA	111
9.14	PB Port.....	114
9.14.1	PB Port Description	114
9.14.2	Register description for PB.....	114
9.15	PD Port	116
9.15.1	PD Port Description.....	116
9.15.2	Register description for PD	116
10.	Interrupt Controller	118
10.1	Overview.....	118
10.2	External Interrupt	119
10.3	Block Diagram	120
10.4	Interrupt Vector Table.....	121
10.5	Interrupt Sequence	122
10.6	Effective Timing after Controlling Interrupt Bit	123
10.7	Multi Interrupt.....	124

10.8	Interrupt Enable Accept Timing.....	125
10.9	Interrupt Service Routine Address.....	125
10.10	Saving/Restore General-Purpose Registers.....	125
10.11	Interrupt Timing.....	126
10.12	Interrupt Register Overview.....	126
10.12.1	Interrupt Enable Register (IE, IE1, IE2, IE3).....	126
10.12.2	Interrupt Priority Register (IP, IP1).....	126
10.12.3	External Interrupt Flag Register (EIFLAG0, EIFLAG1).....	127
10.12.4	External Interrupt Polarity Register (EIPOL0L, EIPOL0H, EIPOL1).....	127
10.12.5	Register Map.....	127
10.13	Interrupt Register Description.....	128
10.13.1	Register Description for Interrupt.....	129
11.	Peripheral Hardware.....	140
11.1	Clock Generator.....	140
11.1.1	Overview.....	140
11.1.2	Block Diagram.....	141
11.1.3	Phase Locked-Loop Block Diagram.....	141
11.1.4	Register Map.....	142
11.1.5	Clock Generator Register Description.....	142
11.1.6	Register Description for Clock Generator.....	142
11.2	Basic Interval Timer.....	145
11.2.1	Overview.....	145
11.2.2	Block Diagram.....	145
11.2.3	Register Map.....	146
11.2.4	Basic Interval Timer Register Description.....	146
11.2.5	Register Description for Basic Interval Timer.....	146
11.3	Watch Dog Timer.....	148
11.3.1	Overview.....	148
11.3.2	WDT Interrupt Timing Waveform.....	148
11.3.3	Block Diagram.....	149
11.3.4	Register Map.....	149
11.3.5	Watch Dog Timer Register Description.....	149
11.3.6	Register Description for Watch Dog Timer.....	150
11.4	Watch Timer.....	151
11.4.1	Overview.....	151
11.4.2	Block Diagram.....	151
11.4.3	Register Map.....	152
11.4.4	Watch Timer Register Description.....	152
11.4.5	Register Description for Watch Timer.....	152
11.5	Timer 0/1/2.....	154
11.5.1	Overview.....	154
11.5.2	8-Bit Timer/Counter Mode.....	155
11.5.3	8-Bit PWM Mode.....	156
11.5.4	8-Bit Capture Mode.....	158
11.5.5	Block Diagram.....	160
11.5.6	Register Map.....	161
11.5.7	Timer/Counter 0/1/2 Register Description.....	161
11.5.8	Register Description for Timer/Counter 0/1/2.....	161
11.6	Timer 3/4/5/6.....	165
11.6.1	Overview.....	165
11.6.2	16-Bit Timer/Counter Mode.....	165
11.6.3	16-Bit Capture Mode.....	167
11.6.4	16-Bit PPG Mode.....	169
11.6.5	Block Diagram.....	171
11.6.6	Register Map.....	172
11.6.7	Timer/Counter 3/4/5/6 Register Description.....	172
11.6.8	Register Description for Timer/Counter 3/4/5/6.....	173
11.7	Timer 7/8.....	176
11.7.1	Overview.....	176
11.7.2	8-Bit Timer/Counter 7/8 Mode.....	177

11.7.3	16-Bit Timer/Counter 7 Mode	178
11.7.4	8-Bit Timer 7/8 Capture Mode	179
11.7.5	16-Bit Timer 7 Capture Mode	181
11.7.6	10-Bit Timer 8 PWM Mode	182
11.7.7	Block Diagram	193
11.7.8	Register Map	195
11.7.9	Timer/Counter 7 Register Description	196
11.7.10	Register Description for Timer/Counter 7	196
11.7.11	Timer/Counter 8 Register Description	198
11.7.12	Register Description for Timer/Counter 8	198
11.8	10-Bit PWM Generator	206
11.8.1	Overview	206
11.8.2	Function Description	206
11.8.3	10-Bit PWM One-Shot Mode Without Auto-Enable	207
11.8.4	10-Bit PWM One-Shot Mode With Auto-Enable	208
11.8.5	10-Bit PWM Repeat Mode	209
11.8.6	Timing Chart of the Valid Falling Edge by an External Pin	210
11.8.7	Block Diagram	212
11.8.8	Register Map	213
11.8.9	10-Bit PWM Generator Register Description	213
11.8.10	Register Description for 10-Bit PWM Generator	214
11.9	Buzzer Driver	219
11.9.1	Overview	219
11.9.2	Overview	220
11.9.3	Register Map	221
11.9.4	Buzzer Driver Register Description	221
11.9.5	Register Description for Buzzer Driver	221
11.10	SPI 2	222
11.10.1	Overview	222
11.10.2	Block Diagram	222
11.10.3	Data Transmit / Receive Operation	223
11.10.4	SS2 pin function	223
11.10.5	SPI 2 Timing Diagram	224
11.10.6	Register Map	225
11.10.7	SPI 2 Register Description	225
11.10.8	Register Description for SPI 2	225
11.11	SPI 3	230
11.11.1	Overview	230
11.11.2	Block Diagram	230
11.11.3	Data Transmit / Receive Operation	231
11.11.4	SS3 pin function	231
11.11.5	SPI 3 Timing Diagram	232
11.11.6	Register Map	233
11.11.7	SPI 3 Register Description	233
11.11.8	Register Description for SPI 3	233
11.12	UART2/3/4	236
11.12.1	Overview	236
11.12.2	Block Diagram	237
11.12.3	Clock Generation	238
11.12.4	Data format	239
11.12.5	Parity bit	240
11.12.6	UART2/3/4 Transmitter	240
11.12.7	Sending Tx data	240
11.12.8	Transmitter flag and interrupt	240
11.12.9	Parity Generator	241
11.12.10	Disabling Transmitter	241
11.12.11	UART Receiver	241
11.12.12	Receiving Rx data	241
11.12.13	Receiver Flag and Interrupt	242
11.12.14	Parity Checker	242
11.12.15	Disabling Receiver	242

11.12.16	Asynchronous Data Reception	243
11.12.17	Register Map.....	245
11.12.18	UART Register Description.....	245
11.12.19	Register Description for UART2/3/4	245
11.12.20	Baud Rate setting (example)	250
11.13	USI0/1 (UART + SPI + I2C)	251
11.13.1	Overview	251
11.13.2	USI0/1 UART Mode	252
11.13.3	USI0/1 UART Block Diagram.....	253
11.13.4	USI0/1 Clock Generation	254
11.13.5	USI0/1 External Clock (SCKn).....	255
11.13.6	USI0/1 Synchronous mode operation.....	255
11.13.7	USI0/1 UART Data format	256
11.13.8	USI0/1 UART Parity bit	257
11.13.9	USI0/1 UART Transmitter	257
11.13.10	USI0/1 UART Sending Tx data	257
11.13.11	USI0/1 UART Transmitter flag and interrupt.....	257
11.13.12	USI0/1 UART Parity Generator.....	258
11.13.13	UART Disabling Transmitter	258
11.13.14	USI0/1 UART Receiver	258
11.13.15	USI0/1 UART Receiving Rx data	258
11.13.16	USI0/1 UART Receiver Flag and Interrupt	259
11.13.17	USI0/1 UART Parity Checker.....	259
11.13.18	USI0/1 UART Disabling Receiver	259
11.13.19	USI0/1 Asynchronous Data Reception	260
11.13.20	USI0/1 SPI Mode	262
11.13.21	USI0/1 SPI Clock Formats and Timing	262
11.13.22	USI0/1 SPI Block Diagram.....	265
11.13.23	USI0/1 I2C Mode	266
11.13.24	USI0/1 I2C Bit Transfer.....	266
11.13.25	USI0/1 I2C Start / Repeated Start / Stop	267
11.13.26	USI0/1 I2C Data Transfer	267
11.13.27	USI0/1 I2C Acknowledge	268
11.13.28	USI0/1 I2C Synchronization / Arbitration	268
11.13.29	USI0/1 I2C Operation	269
11.13.30	USI0/1 I2C Master Transmitter	270
11.13.31	USI0/1 I2C Master Receiver	272
11.13.32	USI0/1 I2C Slave Transmitter	274
11.13.33	USI0/1 I2C Slave Receiver	275
11.13.34	USI0/1 I2C Block Diagram	276
11.13.35	Register Map.....	277
11.13.36	Register Description.....	277
11.13.37	Register Description for USI0/1	277
11.13.38	Baud Rate setting (example)	286
11.14	12-Bit A/D Converter	287
11.14.1	Overview	287
11.14.2	Conversion Timing.....	287
11.14.3	Block Diagram.....	288
11.14.4	ADC Operation.....	289
11.14.5	Register Map.....	290
11.14.6	ADC Register Description.....	290
11.14.7	Register Description for ADC.....	291
11.15	12-Bit D/A Converter	294
11.15.1	Overview	294
11.15.2	Function Description	294
11.15.3	D/A Converter Data and Buffer Registers.....	294
11.15.4	Automatically D/AC Data Increment/Decrement	295
11.15.5	Programmable Gain Controller	296
11.15.6	12-Bit External D/AC Interface.....	297
11.15.7	Block Diagram.....	298
11.15.8	Register Map.....	299

11.15.9	DAC Register Description	299
11.15.10	Register Description for DAC	300
11.16	LCD Driver	304
11.16.1	Overview	304
11.16.2	LCD Display RAM Organization	305
11.16.3	LCD Signal Waveform	306
11.16.4	LCD Voltage Dividing Connection.....	310
11.16.5	LCD AUTOMATIC BIAS CONTROL	313
11.16.6	Block Diagram.....	314
11.16.7	Register Map.....	315
11.16.8	LCD Driver Register Description.....	315
11.16.9	Register Description for LCD Driver	315
11.17	The Fine ADPCM Decoder	319
11.17.1	Overview	319
11.17.2	Function Description	319
11.17.3	The Decoder Result Output of the FADPCM	320
11.17.4	Serial Flash Interface by SPI2 or SPI3	321
11.17.5	Voice Prompt Play.....	322
11.17.6	Block Diagram.....	324
11.17.7	Register Map.....	325
11.17.8	FADPCM Register Description	325
11.17.9	Register Description for FADPCM	326
12.	Power Down Operation.....	332
12.1	Overview	332
12.2	Peripheral Operation in IDLE/STOP Mode	332
12.3	IDLE Mode	333
12.4	STOP Mode	334
12.5	Release Operation of STOP Mode	335
12.6	Register Map	336
12.7	Power Down Operation Register Description	336
12.8	Register Description for Power Down Operation	336
13.	RESET.....	337
13.1	Overview	337
13.2	Reset Source	337
13.3	RESET Block Diagram	337
13.4	RESET Noise Canceller	338
13.5	Power on RESET	339
13.6	External RESETB Input	342
13.7	Brown Out Detector Processor	343
13.8	LVI Block Diagram	344
13.9	Register Map	345
13.10	Reset Operation Register Description	345
13.11	Register Description for Reset Operation	346
14.	On-chip Debug System.....	349
14.1	Overview	349
14.1.1	Description.....	349
14.1.2	Feature	350
14.2	Two-Pin External Interface.....	351
14.2.1	Basic Transmission Packet	351
14.2.2	Packet Transmission Timing.....	352
14.2.2.1	Data Transfer.....	352
14.2.2.2	Bit Transfer	352
14.2.2.3	Start and Stop Condition.....	353
14.2.2.4	Acknowledge Bit	353
14.2.3	Connection of Transmission	354
14.2.4	Circuit	354
15.	Flash Memory	355

15.1	Overview	355
15.1.1	Description.....	355
15.1.2	Flash Program ROM Structure	356
15.1.3	Register Map	357
15.1.4	Register Description for Flash Memory Control and Status	357
15.1.5	Register Description for Flash	358
15.1.6	Serial In-System Program (ISP) Mode	360
15.1.7	Protection Area (User program mode)	360
15.1.8	Erase Mode	361
15.1.9	Write Mode	362
15.1.10	Protection for Invalid Erase/Write	364
15.1.10.1	Flow of Protection for Invalid Erase/Write	366
15.1.11	Read Mode	367
15.1.12	Code Write Protection Mode	367
16.	Configure Option.....	368
16.1	Configure Option Control	368
17.	APPENDIX	369
17.1	Instruction Table.....	369
17.2	Flash Protection for Invalid Erase/Write	373
Table of contents.....		376