

Product Preview
DSPRAM™
8K x 24 Bit Fast Static RAM

The MCM56824AZP is a 196,608 bit static random access memory organized as 8,192 words of 24 bits, fabricated using Motorola's high-performance silicon-gate CMOS technology. The device integrates an 8K x 24 SRAM core with multiple chip enable inputs, output enable, and an externally controlled single address pin multiplexer. These functions allow for direct connection to the Motorola DSP56001 Digital Signal Processor and provide a very efficient means for implementation of a reduced parts count system requiring no additional interface logic.


The availability of multiple chip enable ($\overline{E1}$ and $E2$) and output enable (\overline{G}) inputs provides for greater system flexibility when multiple devices are used. With either chip enable input unasserted, the device will enter standby mode, useful in low-power applications. A single on-chip multiplexer selects $A12$ or X/\overline{Y} as the highest order address input depending upon the state of the V/\overline{S} control input. This feature allows one physical static RAM component to efficiently store program and vector or scalar operands by dynamically re-partitioning the RAM array. Typical applications will logically map vector operands into upper memory with scalar operands being stored in lower memory. By connecting DSP56001 address $A15$ to the VECTOR/SCALAR (V/\overline{S}) MUX control pin, such partitioning can occur with no additional components. This allows efficient utilization of the RAM resource irrespective of operand type. See application diagrams at the end of this document for additional information.

Multiple power and ground pins have been utilized to minimize effects induced by output noise.

The MCM56824AZP is available in a 9 x 10 grid, 86 bump surface mount OMPAC.

- Single 5 V ± 10% Power Supply
- Fast Access and Cycle Times: 20/25/35 ns Max
- Fully Static Read and Write Operations
- Equal Address and Chip Enable Access Times
- Single Bit On-Chip Address Multiplexer
- Active High and Active Low Chip Enable Inputs
- Output Enable Controlled Three State Outputs
- High Board Density PLCC Package
- Low Power Standby Mode
- Fully TTL Compatible

MCM56824AZP



9 x 10 GRID
 86 BUMP OMPAC
 CASE 896A-01

PIN NAMES


A0 – A11	Address Inputs
A12, X/ \overline{Y}	Multiplexed Address
V/ \overline{S}	Address Multiplexer Control
\overline{W}	Write Enable
$\overline{E1}$, E2	Chip Enable
\overline{G}	Output Enable
DQ0 – DQ23	Data Input/Output
VCC	+5 V Power Supply
VSS	Ground
NC	No Connection

For proper operation of the device, all VSS pins must be connected to ground.

DSPRAM is a trademark of Motorola, Inc.

This document contains information on a new product under development. Motorola reserves the right to change or discontinue this product without notice.

VIEW OF PACKAGE BOTTOM



DC OPERATING CONDITIONS AND CHARACTERISTICS
 ($V_{CC} = 5.0 \text{ V} \pm 10\%$, $T_A = 0 \text{ to } +70^\circ\text{C}$, Unless Otherwise Noted)

RECOMMENDED OPERATING CONDITIONS (Voltages referenced to $V_{SS} = 0 \text{ V}$)

Parameter	Symbol	Min	Typ	Max	Unit
Supply Voltage (Operating Voltage Range)	V_{CC}	4.5	5.0	5.5	V
Input High Voltage	V_{IH}	2.2	—	$V_{CC} + 0.3$	V
Input Low Voltage	V_{IL}	-0.5*	—	0.8	V

* $V_{IL} \text{ (min)} = -3.0 \text{ V}$ ac (pulse width $\leq 20 \text{ ns}$)

DC CHARACTERISTICS

Parameter	Symbol	Min	Max	Unit
Input Leakage Current (All Inputs, $V_{in} = 0 \text{ to } V_{CC}$)	$I_{kg(i)}$	—	± 1.0	μA
Output Leakage Current ($\bar{G} = V_{IH}$, $\bar{E}\bar{T} = V_{IH}$, $E2 = V_{IL}$, $V_{out} = 0 \text{ to } V_{CC}$)	$I_{kg(O)}$	—	± 1.0	μA
AC Supply Current ($\bar{G} = V_{IH}$, $\bar{E}\bar{T} = V_{IL}$, $E2 = V_{IH}$, $I_{out} = 0 \text{ mA}$, All Other Inputs $\geq V_{IL} = 0.0 \text{ V}$ and $V_{IH} \geq 3.0 \text{ V}$)	I_{CCA}	—	260 220 180	mA
Standby Current ($\bar{E}\bar{T} = V_{IH}$, $E2 = V_{IL}$, All Inputs = V_{IL} or V_{IH})	I_{SB1}	—	15	mA
CMOS Standby Current ($\bar{E}\bar{T} \geq V_{CC} - 0.2 \text{ V}$, $E2 \leq 0.2 \text{ V}$, All Inputs $\geq V_{CC} - 0.2 \text{ V}$ or $\leq 0.2 \text{ V}$)	I_{SB2}	—	10	mA
Output Low Voltage ($I_{OL} = +8.0 \text{ mA}$)	V_{OL}	—	0.4	V
Output High Voltage ($I_{OH} = -4.0 \text{ mA}$)	V_{OH}	2.4	—	V

CAPACITANCE ($f = 1.0 \text{ MHz}$, $dV = 3.0 \text{ V}$, $T_A = 25^\circ\text{C}$, Periodically Sampled Rather Than 100% Tested)

Parameter	Symbol	Typ	Max	Unit
Input Capacitance All Pins Except DQ0 – DQ23	C_{in}	4	6	pF
Input/Output Capacitance DQ0 – DQ23	C_{out}	6	8	pF

AC TEST LOADS




Figure 1A




Figure 1B

NOTE: For information on output I-V characteristics, see Chapter 8, Section 1.

AC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = 5.0 V ± 10%, T_A = 0 to + 70°C, Unless Otherwise Noted)

Input Timing Measurement Reference Level 1.5 V
 Input Pulse Levels 0 to 3.0 V
 Input Rise/Fall Time 3 ns

Output Timing Reference Level 1.5 V
 Output Load See Figure 1A Unless Otherwise Noted


READ CYCLE TIMING (See Notes 1, 2, and 3)

Parameter	Symbol		MCM56824AZP-20		MCM56824AZP-25		MCM56824AZP-35		Unit	Notes
	Standard	Alternate	Min	Max	Min	Max	Min	Max		
Read Cycle Time	t _{AVAV}	t _{RC}	20	—	25	—	35	—	ns	
Address Access Time	t _{AVQV}	t _{AA}	—	20	—	25	—	35	ns	
MUX Control Valid to Output Valid	t _{SVQV}	t _{AA}	—	20	—	25	—	35	ns	
Chip Enable to Output Valid	t _{E1LQV} t _{E2HQV}	t _{AC1} t _{AC2}	—	20	—	25	—	35	ns	4
Output Enable to Output Valid	t _{GLQV}	t _{OE}	—	8	—	10	—	15	ns	
Output Active from Chip Enable	t _{E1LQX} t _{E2HQX}	t _{CLZ}	2	—	2	—	0	—	ns	4, 5
Output Active from Output Enable	t _{GLQX}	t _{OLZ}	0	—	0	—	0	—	ns	5
Output Hold from Address Change	t _{AXQX}	t _{OH}	4	—	5	—	5	—	ns	
Output Hold from MUX Control Change	t _{VSQX}	t _{SOH}	4	—	5	—	5	—	ns	
Chip Enable to Output High Z	t _{E1HQZ} t _{E2LQZ}	t _{CHZ}	0	10	0	15	0	15	ns	4, 5
Output Enable High to Output High Z	t _{GHQZ}	t _{OHZ}	0	8	0	15	0	15	ns	5

NOTES:

1. A read cycle is defined by \bar{W} high.
2. All read cycle timings are referenced from the last valid address or vector/scalar transition to the first address or vector/scalar transition.
3. Addresses valid prior to or coincident with E1 going low or E2 going high.
4. E1 in the timing diagrams represents both E1 and E2 with E1 asserted low and E2 asserted high.
5. Transition is measured ± 500 mV from steady-state voltage with load of Figure 1B. This parameter is sampled and not 100% tested. At any given voltage and temperature, t_{E1HQZ} max is less than t_{E1LQX} min, t_{E2LQZ} max is less than t_{E2HQX} min, and t_{GHQZ} max is less than t_{GLQX} min for a given device and from device to device.

READ CYCLE




WRITE CYCLE TIMING (Write Enable Initiated, See Note 1)

Parameter	Symbol		MCM56824AZP-20		MCM56824AZP-25		MCM56824AZP-35		Unit	Notes
	Standard	Alternate	Min	Max	Min	Max	Min	Max		
Write Cycle Time	t _{AVAV}	t _{WC}	20	—	25	—	35	—	ns	
Address Setup Time	t _{AVWL}	t _{AS}	0	—	0	—	0	—	ns	2
MUX Control Setup Time	t _{SVWL}	t _{VSS}	0	—	0	—	0	—	ns	
Address Valid to End of Write	t _{AVWH}	t _{AW}	15	—	20	—	30	—	ns	
MUX Control Valid to End of Write	t _{SVWH}	t _{SW}	15	—	20	—	30	—	ns	
Write Pulse Width	t _{WLWH}	t _{WP}	15	—	15	—	20	—	ns	3
Write Enable to Chip Enable Disable	t _{WLE1H} t _{WLE2L}	t _{CW}	15	—	15	—	20	—	ns	3, 4
Chip Enable to End of Write	t _{E1LWH} t _{E2HWH}	t _{CW}	15	—	15	—	20	—	ns	3, 4
Data Valid to End of Write	t _{DVWH}	t _{DW}	8	—	10	—	15	—	ns	
Data Hold Time	t _{WHDX}	t _{DH}	0	—	0	—	0	—	ns	5
Write Recovery Time	t _{WHAX}	t _{WR}	0	—	0	—	0	—	ns	2
MUX Control Recovery Time	t _{WHVSX}	t _{VSR}	0	—	0	—	0	—	ns	
Write High to Output Low Z	t _{WHQX}	t _{WLZ}	4	—	5	—	5	—	ns	6
Write Low to Output High Z	t _{WLQZ}	t _{WHZ}	0	15	0	15	0	15	ns	6

NOTES:

1. A write cycle starts at the latest transition of $\overline{E1}$ low, \overline{W} low, or E2 high. A write cycle ends at the earliest transition of $\overline{E1}$ high, \overline{W} high, or E2 low.
2. Write must be high for all address transitions.
3. If \overline{W} goes low coincident with or prior to $\overline{E1}$ low or E2 high the outputs will remain in a high-impedance state.
4. $\overline{E1}$ in the timing diagrams represents both $\overline{E1}$ and E2 with $\overline{E1}$ asserted low and E2 asserted high.
5. During this time the output pins may be in the output state. Signals of opposite phase must not be applied to the outputs at this time.
6. Transition is measured ± 500 mV from steady-state voltage with load of Figure 1B. This parameter is sampled and not 100% tested. At any given voltage and temperature, t_{E1LQX} max is less than t_{E1LQX} min, t_{E2LQZ} max is less than t_{E2HQX} min, and t_{GHQZ} max is less than t_{GLQX} min for a given device and from device to device.

WE INITIATED WRITE CYCLE




WRITE CYCLE TIMING (Chip Enable Initiated, See Note 1)

Parameter	Symbol		MCM56824AZP-20		MCM56824AZP-25		MCM56824AZP-35		Unit	Notes
	Standard	Alternate	Min	Max	Min	Max	Min	Max		
Write Cycle Time	t _{AVAV}	t _{WC}	20	—	25	—	35	—	ns	
Address Setup Time	t _{AVE1L} t _{AVE2H}	t _{AS}	0	—	0	—	0	—	ns	2
MUX Control Setup Time	t _{VSVE1L} t _{VSVE2H}	t _{VSS}	0	—	0	—	0	—	ns	2
Address Valid to End of Write	t _{AVE1H} t _{AVE2L}	t _{SW}	15	—	20	—	30	—	ns	2
MUX Control Valid to End of Write	t _{VSVE1H} t _{VSVE2L}	t _{VSW}	15	—	20	—	30	—	ns	2
Chip Enable to End of Write	t _{E1LE1H} t _{E2HE2L}	t _{CW}	12	—	15	—	20	—	ns	2, 3
Data Valid to End of Write	t _{DVE1H} t _{DVE2L}	t _{DW}	8	—	10	—	15	—	ns	2
Data Hold Time	t _{E1HDX} t _{E2LDX}	t _{DH}	0	—	0	—	0	—	ns	2, 4
Write Recovery Time	t _{E1HAX} t _{E2LAX}	t _{WR}	0	—	0	—	0	—	ns	2
MUX Control Recovery Time	t _{E1HVSX} t _{E2LVSX}	t _{VSR}	0	—	0	—	0	—	ns	2


NOTES:

1. A write cycle starts at the latest transition of $\overline{E1}$ low, \overline{W} low, or E2 high. A write cycle ends at the earliest transition of $\overline{E1}$ high, \overline{W} high, or E2 low.
2. $\overline{E1}$ in the timing diagrams represents both $\overline{E1}$ and E2 with $\overline{E1}$ asserted low and E2 asserted high.
3. If \overline{W} goes low coincident with or prior to $\overline{E1}$ low or E2 high the outputs will remain in a high-impedance state.
4. During this time the output pins may be in the output state. Signals of opposite phase must not be applied to the outputs at this time.

$\overline{E1}$ OR E2 INITIATED WRITE CYCLE




DSPRAM Multiplexed Vector/Scalar Address Maps



4

8K x 24 DSPRAM Used in Typical Application



ORDERING INFORMATION (Order by Full Part Number)

Motorola Memory Prefix **MCM** **56824A** **XX** **XX** Speed (20 = 20 ns, 25 = 25 ns, 35 = 35 ns)
 Part Number _____ Package (ZP = OMPAC)

Full Part Numbers — MCM56824AZP20 MCM56824AZP25 MCM56824AZP35
 MCM56824AZP20R2 MCM56824AZP25R2 MCM56824AZP35R2