MOTOROLA SEMICONDUCTOR TECHNICAL DATA


256K x 4 Bit Static Random Access Memory

The MCM6229A is a 1,048,576 bit static random access memory organized as 262,144 words of 4 bits, fabricated using high-performance silicon-gate CMOS technology. Static design eliminates the need for external clocks or timing strobes, while CMOS circuitry reduces power consumption and provides for greater reliability.

The MCM6229A is equipped with both chip enable (\overline{E}) and output enable (\overline{G}) pins, allowing for greater system flexibility and eliminating bus contention problems.

The MCM6229A is available in 400 mil, 28-lead surface-mount SOJ packages.

- Single 5 V \pm 10% Power Supply
- Fast Access Times: 20, 25, 35, and 45 ns
- Equal Address and Chip Enable Access Times
- All Inputs and Outputs are TTL Compatible
- Three-State Outputs
- Low Power Operation: 170/150/140/130 mA Maximum, Active AC



BLOCK DIAGRAM





Pil	N ASSIGN	MEN	т
A0 [1•	28]	VCC
A1 [2	27]]	A17
A2 [3	26	A16
A3 [4	25]	A15
A4 [5	24	A14
A5 🕻	6	23	A13
A6 [7	22	A12
A7 [8	21	A11
A8 [9	20	NC
A9 [10	19 🛛	DQ3
A10 [11	18]]	DQ2
E [12	17	DQ1
<u></u>	13	16	DQ0
vss [14	15	W

PIN NAMES									
A0 - A17 W G E DQ0 - DQ3 NC VCC VSS	Write Enable Output Enable Chip Enable Data Inputs/Outputs No Connection + 5 V Power Supply								

0/130 mA Maximum, Activ

TRUTH TABLE

Ē	Ğ	W	Mode	I/O Pin	Cycle	Current
н	x	x	Not Selected	High-Z	-	ISB1, ISB2
L	н	н	Output Disabled	High-Z	-	ICCA
L	L	н	Read	Dout	Read	ICCA
L	X	L	Write	D _{in}	Write	ICCA

H = High, L = Low, X = Don't Care

ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Power Supply Voltage Relative to VSS	Vcc	- 0.5 to 7.0	v
Voltage Relative to V_{SS} for Any Pin Except V_{CC}	V _{in} , V _{out}	- 0.5 to V _{CC} + 0.5	V.
Output Current (per I/O)	lout	± 20	mA
Power Dissipation	PD	1.1	w
Temperature Under Bias	Tbias	- 10 to + 85	°C
Operating Temperature	TA	0 to + 70	°C
Storage Temperature	T _{stg}	- 55 to + 150	°C

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to these high-impedance circuits.

This CMOS memory circuit has been designed to meet the dc and ac specifications shown in the tables, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow of at least 500 linear feet per minute is maintained.

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPER-ATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

DC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = 5.0 V \pm 10%, T_A = 0 to 70°C, Unless Otherwise Noted)

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Max	Unit
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.5	v
Input High Voltage	VIH	2.2	V _{CC} + 0.3**	v
Input Low Voltage	VIL	- 0.5*	0.8	V

*V_{IL} (min) = -0.5 V dc; V_{IL} (min) = -2.0 V ac (pulse width ≤ 20 ns).

** V_{IH} (max) = V_{CC} + 0.3 V dc; V_{IH} (max) = V_{CC} + 2 V ac (pulse width \leq 20 ns).

DC CHARACTERISTICS AND SUPPLY CURRENTS

Parameter		Symbol	Min	Typ*	Max	Unit
Input Leakage Current (All Inputs, Vin = 0 to VCC)		likg(l)		-	± 1	μA
Output Leakage Current ($\overline{E} = V_{IH}$, $V_{out} = 0$ to V_{CC})		l _{lkg} (O)	—	-	±1	μA
AC Active Supply Current ($I_{out} = 0 \text{ mA}$, $V_{CC} = max$)	MCM6229A-20: t _{AVAV} = 20 ns MCM6229A-25: t _{AVAV} = 25 ns MCM6229A-35: t _{AVAV} = 35 ns MCM6229A-45: t _{AVAV} = 45 ns	ICCA		140 120 110 100	170 150 140 130	mA
AC Standby Current ($V_{CC} = max$, $\overline{E} = V_{IH}$, $f = f_{max}$)		ISB1	-	7	20	mA
$\begin{array}{l} \text{CMOS Standby Current} \ (\overline{E} \geq V_{CC} - 0.2 \ \text{V}, \ V_{in} \leq \ V_{SS} + \\ \text{or} \geq V_{CC} - 0.2 \ \text{V}, \ V_{CC} = max, \ f = 0 \ \text{MHz}) \end{array}$	0.2 V	ISB2	_	4	15	mA
Output Low Voltage (I _{OL} = + 8.0 mA)		VOL	-	-	0.4	v
Output High Voltage (I _{OH} = - 4.0 mA)		Vон	2.4	_	_	v

*Typical measurements are taken at 25°C, V_{CC} = 5 V.

CAPACITANCE (f = 1.0 MHz, dV = 3.0 V, TA = 25°C, Periodically Sampled Rather Than 100% Tested)

Ch	aracteristic	Symbol	Тур	Max	Unit
Input Capacitance	All Inputs Except Clocks and DQ $\overline{E}, \overline{G},$ and \overline{W}	C _{in} C _{ck}	4 5	6 8	pF
Input/Output Capacitance	DQ	CI/O	5	8	pF

AC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 V \pm 10\%, T_A = 0 \text{ to} + 70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$

Input Pulse Levels 0 to 3.	.0 V
Input Rise/Fall Time	2 ns
Input Timing Measurement Reference Level 1.	5 V

Output Timing Measurement Reference Level	1.5 V
Output Load	See Figure 1A

READ CYCLE TIMING (See Notes 1 and 2)

	Syn	lodr	622	9A-20	6229	A-25	6229	A-35	6229	9A-45		
Parameter	Standard	Alternate	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
Read Cycle Time	tAVAV	tRC	20	-	25		35	-	45	—	ns	2,3
Address Access Time	tAVQV	t _{AA}	-	20	—	25	—	35	-	45	ns	
Enable Access Time	^t ELQV	tACS	—	20	—	25	—	35	-	45	ns	4
Output Enable Access Time	tGLQV	^t OE		8	-	10	—	15	-	15	ns	
Output Hold from Address Change	tAXQX	tон	5		5	—	5	—	5	—	ns	
Enable Low to Output Active	^t ELQX	^t ELZ	5	-	5	-	5	-	5	-	ns	5,6,7
Output Enable Low to Output Active	tGLQX	^t GLZ	0	_	0	_	0	—	0	—	ns	5,6,7
Enable High to Output High-Z	^t EHQZ	^t EHZ	0	9	0	10	0	12	0	15	ns	5,6,7
Output Enable High to Output High-Z	tGHQZ	^t ELZ	0	9	0	10	0	12	0	15	ns	5,6,7
Power Up Time	^t ELICCH	^t PU	0	-	0	—	0	—	0	—	ns	
Power Down Time	^t EHICCL	tPD	-	20	-	25	-	35	-	45	ns	

NOTES:

1. W is high for read cycle.

Product sensitivities to noise require proper grounding and decoupling of power supplies as well as minimization or elimination of bus contention conditions during read and write cycles.

3. All timings are referenced from the last valid address to the first transitioning address.


4. Addresses valid prior to or coincident with E going low.

 At any given voltage and temperature, t_{EHQZ} max is less than t_{ELQX} min, and t_{GHQZ} max is less than t_{GLQX} min, both for a given device and from device to device.

6. Transition is measured ± 500 mV from steady-state voltage with load of Figure 1B.

7. This parameter is sampled and not 100% tested.

8. Device is continuously selected ($\overline{E} \leq V_{IL}$, $\overline{G} \leq V_{IL}$).




TIMING LIMITS


The table of timing values shows either a minimum or a maximum limit for each parameter. Input requirements are specified from the external system point of view. Thus, address setup time is shown as a minimum since the system must supply at least that much time (even though most devices do not require it). On the other hand, responses from the memory are specified from the device point of view. Thus, the access time is shown as a maximum since the device never provides data later than that time.

NOTE: For information on output I-V characteristics, see Chapter 8, Section 1.

READ CYCLE 1 (See Notes 1, 2, and 8)







WRITE CYCLE 1 (W Controlled, See Notes 1, 2, and 3)

	Syn	nbol	6229	A-20	6229	6229A-25 6229A-35		6229A-45				
Parameter	Standard	Alternate	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
Write Cycle Time	tAVAV	twc	20	- 1	25	-	35	_	45		ns	4
Address Setup Time	tAVWL	tAS	0	-	0	-	0	- 1	0	-	ns	
Address Valid to End of Write	tavwh	tAW	15	-	17		20	-	25	_	ns	
Write Pulse Width	^t WLWH	tWP	15	-	17	- 1	20	-	25	-	ns	
Data Valid to End of Write	^t DVWH	tDW	10	-	10	-	15		20	-	ns	
Data Hold Time	tWHDX	tDH	0	-	0		0	-	0	—	ns	
Write Low to Data High-Z	twLQZ	twz	0	9	0	10	0	15	0	20	ns	5,6,7
Write High to Output Active	twhox	tow	5	- 1	5	-	5	-	5	-	ns	5,6,7
Write Recovery Time	twhax	twn	0	-	0		0	-	0		ns	

NOTES:

1. A write occurs during the overlap of \overline{E} low and \overline{W} low.

2. Product sensitivities to noise require proper grounding and decoupling of power supplies as well as minimization or elimination of bus contention conditions during read and write cycles.


3. If G goes low coincident with or after W goes low, the output will remain in a high-impedance state.

4. All timings are referenced from the last valid address to the first transitioning address.

5. Transition is measured ± 500 mV from steady-state voltage with load of Figure 1B.

6. This parameter is sampled and not 100% tested.

7. At any given voltage and temperature, tWLOZ max is less than tWHOX min both for a given device and from device to device.



WRITE CYCLE 2 (E Controlled, See Notes 1, 2, and 3)

	Syn	nbol	6229	A-20	6229A-25 6229A-35 6		6229	6229A-45				
Parameter	Standard	Alternate	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
Write Cycle Time	tAVAV	twc	20	-	25		35	-	45	-	ns	4
Address Setup Time	tAVEL	tAS	0		0	-	0		0	-	ns	
Address Valid to End of Write	tAVEH	tAW	15		17	-	20	-	25	-	ns	
Enable to End of Write	tELEH	tcw	15	-	17	-	20	—	25		ns	5,6
Enable to End of Write	tELWH	tcw	15	- 1	17	-	20	-	25	-	ns	
Write Pulse Width	tWLEH	tWP	15	-	17	- 1	20	- 1	25	-	ns	
Data Valid to End of Write	^t DVEH	tDW	10	—	10	-	15	-	20		ns	
Data Hold Time	^t EHDX	^t DH	0	-	0	-	0	-	0	-	ns	
Write Recovery Time	^t EHAX	tWR	0	—	0		0	-	0	-	ns	

NOTES:

1. A write occurs during the overlap of \overline{E} low and \overline{W} low.


2. Product sensitivities to noise require proper grounding and decoupling of power supplies as well as minimization or elimination of bus contention conditions during read and write cycles.

3. If G goes low coincident with or after W goes low, the output will remain in a high-impedance state.

4. All timings are referenced from the last valid address to the first transitioning address.

5. If E goes low coincident with or after W goes low, the output will remain in a high-impedance state.

6. If E goes high coincident with or before W goes high, the output will remain in a high-impedance state.



ORDERING INFORMATION (Order by Full Part Number)

