# 24 MHz, 2.5 mA Rail-to-Rail Output (RRO) Op Amps

### Features:

· Gain-Bandwidth Product: 24 MHz

· Slew Rate: 10 V/µs

Noise: 10 nV/√Hz at 1 MHz)

· Low Input Bias Current: 4 pA (typical)

· Ease of Use:

- Unity-Gain Stable

- Rail-to-Rail Output

- Input Range including Negative Rail

- No Phase Reversal

Supply Voltage Range: +2.5V to +5.5V

· High Output Current: ±70 mA

Supply Current: 2.5 mA/ch (typical)

• Low-Power Mode: 1 μA/ch

· Small Packages: SOT23-5, DFN

Extended Temperature Range: -40°C to +125°C

# **Typical Applications:**

· Fast Low-Side Current Sensing

· Point-of-Load Control Loops

· Power Amplifier Control Loops

· Barcode Scanners

· Optical Detector Amplifier

Multi-Pole Active Filter

## **Design Aids:**

- · SPICE Macro Models
- FilterLab<sup>®</sup> Software
- Microchip Advanced Part Selector (MAPS)
- Analog Demonstration and Evaluation Boards
- · Application Notes

# High Gain-Bandwidth Op Amp Portfolio


Model Family	Channels/Package	Gain-Bandwidth	V <sub>OS</sub> (max.)	I <sub>Q</sub> /Ch (typ.)
MCP621/1S/2/3/4/5/9	1, 2, 4	20 MHz	0.2 mV	2.5 mA
MCP631/2/3/4/5/9	1, 2, 4	24 MHz	8.0 mV	2.5 mA
MCP651/1S/2/3/4/5/9	1, 2, 4	50 MHz	0.2 mV	6.0 mA
MCP660/1/2/3/4/5/9	1, 2, 3, 4	60 MHz	8.0 mV	6.0 mA

## **Description:**


The Microchip Technology Inc. MCP631/2/3/4/5/9 family of operational amplifiers features high gain bandwidth product (24 MHz, typical) and high output short-circuit current (70 mA, typical). Some also provide a Chip Select (CS) pin that supports a low-power mode of operation. These amplifiers are optimized for high speed, low noise and distortion, single-supply operation with rail-to-rail output and an input that includes the negative rail.

This family is offered in single (MCP631), single with  $\overline{\text{CS}}$  pin (MCP633), dual (MCP632), dual with two  $\overline{\text{CS}}$  pins (MCP635), quad (MCP634) and quad with two Chip Select pins (MCP639). All devices are fully specified from -40°C to +125°C.

**Typical Application Circuit** 



# **Package Types**



# 1.0 ELECTRICAL CHARACTERISTICS

# 1.1 Absolute Maximum Ratings †

V <sub>DD</sub> – V <sub>SS</sub>	6.5V
Current at Input Pins	±2 mA
Analog Inputs ( $V_{IN}$ + and $V_{IN}$ -) †† . $V_{SS}$	$_{\rm s}$ – 1.0V to V <sub>DD</sub> + 1.0V
All other Inputs and Outputs $V_{SS}$	$_{\rm i}$ – 0.3V to V <sub>DD</sub> + 0.3V
Output Short-Circuit Current	Continuous
Current at Output and Supply Pins	±150 mA
Storage Temperature	65°C to +150°C
Maximum Junction Temperature	+150°C
ESD protection on all pins (HBM, MM)	≥ 1 kV, 200V

**† Notice:** Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

†† See Section 4.1.2 "Input Voltage and Current Limits".

# 1.2 Specifications

## DC ELECTRICAL SPECIFICATIONS

Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions
Input Offset					•	
Input Offset Voltage	V <sub>OS</sub>	-8	±1.8	+8	mV	
Input Offset Voltage Drift	$\Delta V_{OS}/\Delta T_{A}$	_	±2.0	_	μV/°C	T <sub>A</sub> = -40°C to +125°C
Power Supply Rejection Ratio	PSRR	61	76		dB	
Input Current and Impedance						
Input Bias Current	Ι <sub>Β</sub>	_	4	_	pА	
Across Temperature	I <sub>B</sub>	_	100	_	pА	T <sub>A</sub> = +85°C
Across Temperature	Ι <sub>Β</sub>	_	1500	5000	pА	T <sub>A</sub> = +125°C
Input Offset Current	I <sub>OS</sub>	_	±2	_	pА	
Common-Mode Input Impedance	Z <sub>CM</sub>	_	10 <sup>13</sup>   9	_	Ω  pF	
Differential Input Impedance	Z <sub>DIFF</sub>	_	10 <sup>13</sup>   2	_	Ω  pF	
Common Mode						
Common-Mode Input Voltage Range	$V_{CMR}$	V <sub>SS</sub> - 0.3	_	V <sub>DD</sub> – 1.3	V	Note 1
Common-Mode Rejection Ratio	CMRR	63	78	1	dB	$V_{DD}$ = 2.5V, $V_{CM}$ = -0.3V to 1.2V
		66	81	1	dB	$V_{DD}$ = 5.5V, $V_{CM}$ = -0.3V to 4.2V
Open-Loop Gain						
DC Open-Loop Gain (large signal)	$A_{OL}$	88	115	_	dB	$V_{DD}$ = 2.5V, $V_{OUT}$ = 0.3V to 2.2V
		94	124		dB	$V_{DD}$ = 5.5V, $V_{OUT}$ = 0.3V to 5.2V
Output						
Maximum Output Voltage Swing	$V_{OL}, V_{OH}$	V <sub>SS</sub> + 20	-	V <sub>DD</sub> – 20	mV	V <sub>DD</sub> = 2.5V, G = +2, 0.5V Input Overdrive
		V <sub>SS</sub> + 40	_	V <sub>DD</sub> – 40	mV	V <sub>DD</sub> = 5.5V, G = +2, 0.5V Input Overdrive
Output Short-Circuit Current	I <sub>SC</sub>	±40	±85	±130	mA	V <sub>DD</sub> = 2.5V (Note 2)
	I <sub>SC</sub>	±35	±70	±110	mA	V <sub>DD</sub> = 5.5V (Note 2)
Power Supply						
Supply Voltage	$V_{DD}$	2.5	_	5.5	V	
Quiescent Current per Amplifier	ΙQ	1.2	2.5	3.6	mA	No Load Current

Note 1: See Figure 2-5 for temperature effects.

2: The I<sub>SC</sub> specifications are for design guidance only; they are not tested.

# **AC ELECTRICAL SPECIFICATIONS**

<b>Electrical Characteristics:</b> Unless otherwise indicated, $T_A = +25$ °C, $V_{DD} = +2.5$ V to +5.5V, $V_{SS} = GND$ , $V_{CM} = V_{DD}/2$ , $V_{OUT} \approx V_{DD}/2$ , $V_{L} = V_{DD}/2$ , $V_{L$								
Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions		
AC Response								
Gain-Bandwidth Product	GBWP	_	24	_	MHz			
Phase Margin	PM	_	65	_	٥	G = +1		
Open-Loop Output Impedance	R <sub>OUT</sub>	_	20	_	Ω			
AC Distortion					•			
Total Harmonic Distortion plus Noise	THD + N	_	0.0015	_	%	G = +1, V <sub>OUT</sub> = 2V <sub>P-P</sub> , f = 1 kHz, V <sub>DD</sub> = 5.5V, BW = 80 kHz		
Step Response					•			
Rise Time, 10% to 90%	t <sub>r</sub>	_	20	_	ns	G = +1, V <sub>OUT</sub> = 100 mV <sub>P-P</sub>		
Slew Rate	SR	_	10	_	V/µs	G = +1		
Noise								
Input Noise Voltage	E <sub>ni</sub>	_	16	_	μV <sub>P-P</sub>	f = 0.1 Hz to 10 Hz		
Input Noise Voltage Density	e <sub>ni</sub>	_	10	_	nV/√Hz	f = 1 MHz		
Input Noise Current Density	i <sub>ni</sub>		4	_	fA/√Hz	f = 1 kHz		

# **DIGITAL ELECTRICAL SPECIFICATIONS**

Electrical Characteristics: Unless of $V_{OUT} \approx V_{DD}/2$ , $V_L = V_{DD}/2$ , $R_L = 2 \text{ kg}$						
Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions
CS Low Specifications						
CS Logic Threshold, Low	V <sub>IL</sub>	V <sub>SS</sub>	_	0.2V <sub>DD</sub>	V	
CS Input Current, Low	I <sub>CSL</sub>	_	0.1	_	nA	<del>CS</del> = 0V
CS High Specifications						
CS Logic Threshold, High	V <sub>IH</sub>	0.8V <sub>DD</sub>		$V_{DD}$	>	
CS Input Current, High	I <sub>CSH</sub>	_	0.7	_	μΑ	<del>CS</del> = V <sub>DD</sub>
GND Current	I <sub>SS</sub>	-2	-1	_	μΑ	
CS Internal Pull-Down Resistor	R <sub>PD</sub>	_	5	_	МΩ	
Amplifier Output Leakage	I <sub>O(LEAK)</sub>	_	50	_	nA	$\overline{\text{CS}} = \text{V}_{\text{DD}}, \text{T}_{\text{A}} = +125^{\circ}\text{C}$
CS Dynamic Specifications						
CS Input Hysteresis	V <sub>HYST</sub>	_	0.25	_	>	
CS High to Amplifier Off Time (output goes High Z)	t <sub>OFF</sub>	_	200	_	ns	$\frac{G = +1 \text{ V/V}, V_L = V_{SS},}{CS} = 0.8V_{DD} \text{ to } V_{OUT} = 0.1(V_{DD}/2)$
CS Low to Amplifier On Time	t <sub>ON</sub>	_	2	10	μs	$\frac{G = +1 \text{ V/V}, V_L = V_{SS},}{CS = 0.2V_{DD} \text{ to } V_{OUT} = 0.9(V_{DD}/2)}$

## **TEMPERATURE SPECIFICATIONS**

Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions
Temperature Ranges						
Specified Temperature Range	T <sub>A</sub>	-40	_	+125	°C	
Operating Temperature Range	T <sub>A</sub>	-40	_	+125	°C	Note 1
Storage Temperature Range	T <sub>A</sub>	-65	_	+150	°C	
Thermal Package Resistances	•	•	•	•		
Thermal Resistance, 5L-SOT-23	$\theta_{JA}$	_	201.0	_	°C/W	
Thermal Resistance, 6L-SOT-23	$\theta_{JA}$	_	190.5	_	°C/W	
Thermal Resistance, 8L-2x3 TDFN	$\theta_{JA}$	_	52.5	_	°C/W	
Thermal Resistance, 8L-3x3 DFN	$\theta_{JA}$	_	56.7	_	°C/W	Note 2
hermal Resistance, 8L-SOIC	$\theta_{JA}$	_	149.5	_	°C/W	
hermal Resistance, 10L-3x3 DFN	$\theta_{JA}$	_	54.0	_	°C/W	Note 2
hermal Resistance, 10L-MSOP	$\theta_{JA}$	_	202	_	°C/W	
hermal Resistance, 14L-SOIC	$\theta_{JA}$	_	90.8	_	°C/W	
hermal Resistance, 14L-TSSOP	$\theta_{JA}$	_	100	_	°C/W	
Thermal Resistance, 16L-4x4-QFN	$\theta_{JA}$	_	52.1	_	°C/W	Note 2

Note 1: Operation must not cause T<sub>J</sub> to exceed Maximum Junction Temperature specification (+150°C).

2: Measured on a standard JC51-7, four-layer printed circuit board with ground plane and vias.

# 1.3 Timing Diagram




FIGURE 1-1: Timing Diagram.

## 1.4 Test Circuits

The circuit used for most DC and AC tests is shown in Figure 1-2. It independently sets  $V_{CM}$  and  $V_{OUT}$ ; see Equation 1-1. The circuit's Common-Mode voltage is  $(V_P + V_M)/2$ , not  $V_{CM}$ .  $V_{OST}$  includes  $V_{OS}$  plus the effects of temperature, CMRR, PSRR and  $A_{OL}$ .

## **EQUATION 1-1:**

$$G_{DM} = \frac{R_F}{R_G}$$

$$G_N = I + G_{DM}$$

$$V_{CM} = V_P \left( 1 - \frac{I}{G_N} \right) + V_{REF} \left( \frac{I}{G_N} \right)$$

$$V_{OST} = V_{IN-} - V_{IN+}$$

$$V_{OUT} = V_{REF} + (V_P - V_M)G_{DM} + V_{OST}G_N$$
Where:
$$G_{DM} = \text{Differential Mode Gain} \qquad (V/V)$$

$$G_N = \text{Noise Gain} \qquad (V/V)$$

$$V_{CM} = \text{Op Amp's Common-Mode} \qquad (V/V)$$

$$Input Voltage$$

$$V_{OST} = \text{Op Amp's Total Input Offset} \qquad (mV)$$

$$Voltage$$




FIGURE 1-2: AC and DC Test Circuit for Most Specifications.

## 2.0 TYPICAL PERFORMANCE CURVES

**Note:** The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.

**Note:** Unless otherwise indicated, T<sub>A</sub> = +25°C, V<sub>DD</sub> = +2.5V to 5.5V, V<sub>SS</sub> = GND, V<sub>CM</sub> = V<sub>DD</sub>/3, V<sub>OUT</sub> = V<sub>DD</sub>/2, V<sub>L</sub> = V<sub>DD</sub>/2, R<sub>L</sub> = 2 k $\Omega$  to V<sub>L</sub>, C<sub>L</sub> = 50 pF and  $\overline{\text{CS}}$  = V<sub>SS</sub>.

# 2.1 DC Signal Inputs




FIGURE 2-1: Input Offset Voltage.






FIGURE 2-2: Input Offset Voltage Drift.



**FIGURE 2-3:** Input Offset Voltage vs. Power Supply Voltage with  $V_{CM} = 0V$ .



**FIGURE 2-4:** Input Offset Voltage vs. Output Voltage.






FIGURE 2-5: Low-Input Common-Mode Voltage Headroom vs. Ambient Temperature.




**FIGURE 2-6:** High-Input Common-Mode Voltage Headroom vs. Ambient Temperature.


**Note:** Unless otherwise indicated,  $T_A$  = +25°C,  $V_{DD}$  = +2.5V to 5.5V,  $V_{SS}$  = GND,  $V_{CM}$  =  $V_{DD}/3$ ,  $V_{OUT}$  =  $V_{DD}/2$ ,  $V_L$  =  $V_{DD}/2$ ,  $R_L$  = 2 k $\Omega$  to  $V_L$ ,  $C_L$  = 50 pF and  $\overline{CS}$  =  $V_{SS}$ .




**FIGURE 2-7:** Input Offset Voltage vs. Common-Mode Voltage with  $V_{DD} = 2.5V$ .



**FIGURE 2-8:** Input Offset Voltage vs. Common-Mode Voltage with  $V_{DD} = 5.5V$ .



**FIGURE 2-9:** CMRR and PSRR vs. Ambient Temperature.



**FIGURE 2-10:** DC Open-Loop Gain vs. Ambient Temperature.






FIGURE 2-11: DC Open-Loop Gain vs. Load Resistance.




**FIGURE 2-12:** Input Bias and Offset Currents vs. Ambient Temperature with  $V_{DD} = 5.5V$ .


**Note:** Unless otherwise indicated,  $T_A$  = +25°C,  $V_{DD}$  = +2.5V to 5.5V,  $V_{SS}$  = GND,  $V_{CM}$  =  $V_{DD}/3$ ,  $V_{OUT}$  =  $V_{DD}/2$ ,  $V_L$  =  $V_{DD}/2$ ,  $R_L$  = 2 k $\Omega$  to  $V_L$ ,  $C_L$  = 50 pF and  $\overline{CS}$  =  $V_{SS}$ .



**FIGURE 2-13:** Input Bias Current vs. Input Voltage (below  $V_{SS}$ ).




**FIGURE 2-14:** Input Bias and Offset Currents vs. Common-Mode Input Voltage with  $T_A = +85$ °C.




**FIGURE 2-15:** Input Bias and Offset Currents vs. Common-Mode Input Voltage with  $T_A = +125$  °C.

**Note:** Unless otherwise indicated,  $T_A$  = +25°C,  $V_{DD}$  = +2.5V to 5.5V,  $V_{SS}$  = GND,  $V_{CM}$  =  $V_{DD}/3$ ,  $V_{OUT}$  =  $V_{DD}/2$ ,  $V_L$  =  $V_{DD}/2$ ,  $R_L$  = 2 k $\Omega$  to  $V_L$ ,  $C_L$  = 50 pF and  $\overline{CS}$  =  $V_{SS}$ .


# 2.2 Other DC Voltages and Currents




**FIGURE 2-16:** Output Voltage Headroom vs. Output Current.




**FIGURE 2-17:** Output Voltage Headroom vs. Ambient Temperature.



**FIGURE 2-18:** Output Short-Circuit Current vs. Power Supply Voltage.




**FIGURE 2-19:** Supply Current vs. Power Supply Voltage.




**FIGURE 2-20:** Supply Current vs. Common-Mode Input Voltage.

**Note:** Unless otherwise indicated,  $T_A$  = +25°C,  $V_{DD}$  = +2.5V to 5.5V,  $V_{SS}$  = GND,  $V_{CM}$  =  $V_{DD}/3$ ,  $V_{OUT}$  =  $V_{DD}/2$ ,  $V_L$  =  $V_{DD}/2$ ,  $R_L$  = 2 k $\Omega$  to  $V_L$ ,  $C_L$  = 50 pF and  $\overline{CS}$  =  $V_{SS}$ .


# 2.3 Frequency Response




**FIGURE 2-21:** CMRR and PSRR vs. Frequency.




**FIGURE 2-22:** Open-Loop Gain vs. Frequency.




**FIGURE 2-23:** Gain-Bandwidth Product and Phase Margin vs. Ambient Temperature.



**FIGURE 2-24:** Gain-Bandwidth Product and Phase Margin vs. Common-Mode Input Voltage.




**FIGURE 2-25:** Gain-Bandwidth Product and Phase Margin vs. Output Voltage.




**FIGURE 2-26:** Closed-Loop Output Impedance vs. Frequency.

**Note:** Unless otherwise indicated,  $T_A$  = +25°C,  $V_{DD}$  = +2.5V to 5.5V,  $V_{SS}$  = GND,  $V_{CM}$  =  $V_{DD}/3$ ,  $V_{OUT}$  =  $V_{DD}/2$ ,  $V_L$  =  $V_{DD}/2$ ,  $R_L$  = 2  $k\Omega$  to  $V_L$ ,  $C_L$  = 50 pF and  $\overline{CS}$  =  $V_{SS}$ .




**FIGURE 2-27:** Gain Peaking vs. Normalized Capacitive Load.



**FIGURE 2-28:** Channel-to-Channel Separation vs. Frequency.


**Note:** Unless otherwise indicated,  $T_A = +25^{\circ}C$ ,  $V_{DD} = +2.5V$  to 5.5V,  $V_{SS} = GND$ ,  $V_{CM} = V_{DD}/3$ ,  $V_{OUT} = V_{DD}/2$ ,  $V_L = V_{DD}/2$ ,  $R_L = 2 k\Omega$  to  $V_L$ ,  $C_L = 50$  pF and  $\overline{CS} = V_{SS}$ .

#### 2.4 **Noise and Distortion**




**FIGURE 2-29:** vs. Frequency.


Input Noise Voltage Density



**FIGURE 2-30:** Input Noise Voltage Density vs. Input Common-Mode Voltage with f = 100 Hz.




**FIGURE 2-31:** Input Noise Voltage Density vs. Input Common-Mode Voltage with f = 1 MHz.



**FIGURE 2-32:** 

Input Noise vs. Time with

0.1 Hz Filter.



**FIGURE 2-33:** 

THD+N vs. Frequency.

**Note:** Unless otherwise indicated,  $T_A$  = +25°C,  $V_{DD}$  = +2.5V to 5.5V,  $V_{SS}$  = GND,  $V_{CM}$  =  $V_{DD}/3$ ,  $V_{OUT}$  =  $V_{DD}/2$ ,  $V_L$  =  $V_{DD}/2$ ,  $R_L$  = 2 k $\Omega$  to  $V_L$ ,  $C_L$  = 50 pF and  $\overline{CS}$  =  $V_{SS}$ .

# 2.5 Time Response




FIGURE 2-34: Non-Inverting Small Signal Step Response.





FIGURE 2-35: Non-Inverting Large Signal Step Response.



**FIGURE 2-36:** Inverting Small Signal Step Response.




FIGURE 2-37: Inverting Large Signal Step Response.




FIGURE 2-38: The MCP631/2/3/4/5/9 Family Shows No Input Phase Reversal With Overdrive.





FIGURE 2-39: Slew Rate vs. Ambient Temperature.

**Note:** Unless otherwise indicated,  $T_A$  = +25°C,  $V_{DD}$  = +2.5V to 5.5V,  $V_{SS}$  = GND,  $V_{CM}$  =  $V_{DD}/3$ ,  $V_{OUT}$  =  $V_{DD}/2$ ,  $V_L$  =  $V_{DD}/2$ ,  $R_L$  = 2  $k\Omega$  to  $V_L$ ,  $C_L$  = 50 pF and  $\overline{CS}$  =  $V_{SS}$ .



**FIGURE 2-40:** Maximum Output Voltage Swing vs. Frequency.

**Note:** Unless otherwise indicated,  $T_A$  = +25°C,  $V_{DD}$  = +2.5V to 5.5V,  $V_{SS}$  = GND,  $V_{CM}$  =  $V_{DD}/3$ ,  $V_{OUT}$  =  $V_{DD}/2$ ,  $V_L$  =  $V_{DD}/2$ ,  $R_L$  = 2 k $\Omega$  to  $V_L$ ,  $C_L$  = 50 pF and  $\overline{CS}$  =  $V_{SS}$ .

# 2.6 Chip Select Response






FIGURE 2-41: CS Current vs. Power Supply Voltage.



**FIGURE 2-42:**  $\overline{CS}$  and Output Voltages vs. Time with  $V_{DD} = 2.5V$ .



**FIGURE 2-43:**  $\overline{\text{CS}}$  and Output Voltages vs. Time with  $V_{DD} = 5.5V$ .





FIGURE 2-44: CS Hysteresis vs. Ambient Temperature.



**FIGURE 2-45:**  $\overline{\text{CS}}$  Turn-On Time vs. Ambient Temperature.






FIGURE 2-46: CS Pull-Down Resistor (R<sub>PD</sub>) vs. Ambient Temperature.

**Note:** Unless otherwise indicated,  $T_A$  = +25°C,  $V_{DD}$  = +2.5V to 5.5V,  $V_{SS}$  = GND,  $V_{CM}$  =  $V_{DD}/3$ ,  $V_{OUT}$  =  $V_{DD}/2$ ,  $V_L$  =  $V_{DD}/2$ ,  $R_L$  = 2 k $\Omega$  to  $V_L$ ,  $C_L$  = 50 pF and  $\overline{CS}$  =  $V_{SS}$ .



**FIGURE 2-47:** Quiescent Current in Shutdown vs. Power Supply Voltage.



**FIGURE 2-48:** Output Leakage Current vs. Output Voltage.

# 3.0 PIN DESCRIPTIONS

Descriptions of the pins are listed in Table 3-1.

TABLE 3-1: PIN FUNCTION TABLE

	631		632	<u> </u>	653	င်		634	635	<u> </u>	639		
	MCP631		CE9GUM	<u> </u>	- MCP633			MCP634	MCP635		MCP639	Symbol	Description
SOIC	SOT -23	2x3 TDFN	SOIC	3x3 DFN	SOIC	SOT- 23	SOIC	TSSOP	MSOP	3x3 DFN	QFN	Ś	
2	4	2	2	2	2	4	2	2	2	2	1	V <sub>IN</sub> -, V <sub>INA</sub> -	Inverting Input (op amp A)
3	3	3	თ	3	3	3	З	3	3	3	2	V <sub>IN</sub> +, V <sub>INA</sub> +	Non-Inverting Input (op amp A)
7	5	7	8	8	7	6	4	4	10	10	3	$V_{DD}$	Positive Power Supply
_		_	5	5	_		5	5	7	7	4	V <sub>INB</sub> +	Non-Inverting Input (op amp B)
_	_	_	6	6	_	_	6	6	8	8	5	V <sub>INB</sub> -	Inverting Input (op amp B)
_	_	_	7	7	_	_	7	7	9	9	6	V <sub>OUTB</sub>	Output (op amp B)
_	_		_	_		_	_	_	_	_	7	CSBC	Chip Select Digital Input (op amp B and C)
_	_	_	_	_	_	_	8	8	-	_	8	V <sub>OUTC</sub>	Output (op amp C)
_	_	_	_	_	_		9	9		_	9	V <sub>INC</sub> -	Inverting Input (op amp C)
_	1	_		1			10	10		_	10	V <sub>INC</sub> +	Non-Inverting Input (op amp C)
4	2	4	4	4	4	2	11	11	4	4	11	$V_{SS}$	Negative Power Supply
_	1	_					12	12	-	_	12	V <sub>IND</sub> +	Non-Inverting Input (op amp D)
	_	_	_	_	_	_	13	13	_	_	13	V <sub>IND</sub> -	Inverting Input (op amp D)
_	_	_	_	_		_	14	14	_		14	V <sub>OUTD</sub>	Output (op amp D)
_	_	_	_	_	_	_	_	_	_	_	15	CSAD	Chip Select Digital Input (op amp A and D)
6	1	6	1	1	6	1	1	1	1	1	16	V <sub>OUT</sub> , V <sub>OUTA</sub>	Output (op amp A)
—		9		9		_	_	_	_	11	17	EP	Exposed Thermal Pad (EP); must be connected to $V_{SS}$
_	_	_	-	_	8	5	_	_	5	5	_	CS, CSA	Chip Select Digital Input (op amp A)
		_			_	_	_	_	6	6	_	CSB	Chip Select Digital Input (op amp B)
1,5, 8	_	1, 5, 8	_	_	1, 5	_	_	_	_		_	NC	No Internal Connection

# 3.1 Analog Outputs

The analog output pins  $(V_{OUT})$  are low-impedance voltage sources.

## 3.2 Analog Inputs

The non-inverting and inverting inputs (V $_{IN}$ +, V $_{IN}$ -, ...) are high-impedance CMOS inputs with low bias currents.

# 3.3 Power Supply Pins

The positive power supply ( $V_{DD}$ ) is 2.5V to 5.5V higher than the negative power supply ( $V_{SS}$ ). For normal operation, the other pins are between  $V_{SS}$  and  $V_{DD}$ .

Typically, these parts are used in a single (positive) supply configuration. In that case,  $V_{SS}$  is connected to ground and  $V_{DD}$  is connected to the supply.  $V_{DD}$  will need bypass capacitors.

# 3.4 Chip Select Digital Input (CS)

This input  $(\overline{CS})$  is a CMOS, Schmitt-triggered input that places the part into a low-power mode of operation.

## 3.5 Exposed Thermal Pad (EP)

There is an internal connection between the exposed thermal pad (EP) and the  $V_{SS}$  pin; they must be connected to the same potential on the printed circuit board (PCB).

This pad can be connected to a PCB ground plane to provide a larger heat sink. This improves the package thermal resistance  $(\theta_{JA})$ .

### 4.0 APPLICATIONS

The MCP631/2/3/4/5/9 family is manufactured using the Microchip state-of-the-art CMOS process. It is designed for low-cost, low-power and high-speed applications. Its low supply voltage, low quiescent current and wide bandwidth make the MCP631/2/3/4/5/9 ideal for battery-powered applications.

## 4.1 Input

## 4.1.1 PHASE REVERSAL

The input devices are designed to exhibit no phase inversion when the input pins exceed the supply voltages. Figure 2-38 shows an input voltage exceeding both supplies with no phase inversion.

# 4.1.2 INPUT VOLTAGE AND CURRENT LIMITS

The electrostatic discharge (ESD) protection on the inputs can be depicted as shown in Figure 4-1. This structure was chosen to protect the input transistors and to minimize input bias current ( $I_B$ ). The input ESD diodes clamp the inputs when they try to go more than one diode drop below  $V_{SS}$ . They also clamp any voltages that go too far above  $V_{DD}$ ; their breakdown voltage is high enough to allow normal operation and low enough to bypass quick ESD events within the specified limits.




FIGURE 4-1: Simplified Analog Input ESD Structures.

In order to prevent damage and/or improper operation of these amplifiers, the circuit must limit the currents (and voltages) at the input pins (see **Section 1.1** "**Absolute Maximum Ratings †**"). Figure 4-2 shows the recommended approach to protecting these inputs.

The internal ESD diodes prevent the input pins ( $V_{IN}$ + and  $V_{IN}$ -) from going too far below ground, while the resistors  $R_1$  and  $R_2$  limit the possible current drawn out of the input pins. Diodes  $D_1$  and  $D_2$  prevent the input pins ( $V_{IN}$ + and  $V_{IN}$ -) from going too far above  $V_{DD}$  and dump any currents onto  $V_{DD}$ .

When implemented as shown, resistors  $R_1$  and  $R_2$  also limit the current through  $D_1$  and  $D_2$ .




FIGURE 4-2: Protecting the Analog Inputs.

It is also possible to connect the diodes to the left of the resistors  $\mathsf{R}_1$  and  $\mathsf{R}_2.$  If so, the currents through the diodes  $\mathsf{D}_1$  and  $\mathsf{D}_2$  need to be limited by some other mechanism. The resistors then serve as in-rush current limiters; the DC current into the input pins (V<sub>IN</sub>+ and V<sub>IN</sub>-) should be very small.

A significant amount of current can flow out of the inputs (through the ESD diodes) when the Common-Mode voltage ( $V_{CM}$ ) is below ground ( $V_{SS}$ ); see Figure 2-13. Applications that are high-impedance may need to limit the usable voltage range.

#### 4.1.3 NORMAL OPERATION

The input stage of the MCP631/2/3/4/5/9 op amps uses a differential PMOS input stage. It operates at low Common-Mode input voltages ( $V_{CM}$ ), with  $V_{CM}$  between  $V_{SS} - 0.3V$  and  $V_{DD} - 1.3V$ . To ensure proper operation, the input offset voltage ( $V_{OS}$ ) is measured at both  $V_{CM} = V_{SS} - 0.3V$  and  $V_{CM} = V_{DD} - 1.3V$ . See Figures 2-5 and 2-6 for temperature effects.

When operating at very low non-inverting gains, the output voltage is limited at the top by the  $V_{CM}$  range (<  $V_{DD}$  – 1.3V); see Figure 4-3.




FIGURE 4-3: Unity-Gain Voltage Limitations for Linear Operation.

## 4.2 Rail-to-Rail Output

### 4.2.1 MAXIMUM OUTPUT VOLTAGE

The maximum output voltage (see Figures 2-16 and 2-17) describes the output range for a given load. For instance, the output voltage swings to within 50 mV of the negative rail with a 1 k $\Omega$  load tied to  $V_{DD}/2$ .

### 4.2.2 OUTPUT CURRENT

Figure 4-4 shows the possible combinations of output voltage ( $V_{OUT}$ ) and output current ( $I_{OUT}$ ), when  $V_{DD}$  = 5.5V.

 $I_{\mbox{\scriptsize OUT}}$  is positive when it flows out of the op amp into the external circuit.




FIGURE 4-4:

Output Current.

### 4.2.3 POWER DISSIPATION

Since the output short-circuit current ( $I_{SC}$ ) is specified at  $\pm 70$  mA (typical), these op amps are capable of both delivering and dissipating significant power.




FIGURE 4-5: Calculations.

Diagram for Power

Figure 4-5 shows the power calculations used for a single op amp:

- R<sub>SER</sub> is  $0\Omega$  in most applications and can be used to limit I<sub>OUT</sub>.
- V<sub>OUT</sub> is the op amp's output voltage.
- V<sub>I</sub> is the voltage at the load.
- V<sub>LG</sub> is the load's ground point.
- V<sub>SS</sub> is usually ground (0V).

The input currents are assumed to be negligible. The currents shown in Figure 4-5 can be approximated using Equation 4-1:

### **EQUATION 4-1:**

$$\begin{split} I_{OUT} &= I_L = \frac{V_{OUT} - V_{LG}}{R_{SER} + R_L} \\ I_{DD} \approx I_Q + max(0, I_{OUT}) \\ I_{SS} \approx -I_O + min(0, I_{OUT}) \end{split}$$

Where:

I<sub>O</sub> = Quiescent supply current

The instantaneous op amp power  $(P_{OA}(t))$ ,  $R_{SER}$  power  $(P_{RSER}(t))$  and load power  $(P_{L}(t))$  are:

#### **EQUATION 4-2:**

$$\begin{split} P_{OA}(t) &= I_{DD} \left( V_{DD} - V_{OUT} \right) + I_{SS} \left( V_{SS} - V_{OUT} \right) \\ P_{RSER}(t) &= I_{OUT}^2 R_{SER} \\ P_L(t) &= I_L^2 R_L \end{split}$$

The maximum op amp power, for resistive loads, occurs when  $V_{OUT}$  is halfway between  $V_{DD}$  and  $V_{LG}$  or halfway between  $V_{SS}$  and  $V_{LG}$ .

## **EQUATION 4-3:**

$$P_{OAmax} \leq \frac{max^2(V_{DD} - V_{LG}, V_{LG} - V_{SS})}{4(R_{SER} + R_L)}$$

The maximum ambient to junction temperature rise  $(\Delta T_{JA})$  and junction temperature  $(T_J)$  can be calculated using  $P_{OAmax}$ , the ambient temperature  $(T_A)$ , the package thermal resistance  $(\theta_{JA})$ , found in the Temperature Specifications table) and the number of op amps in the package (assuming equal power dissipations), as shown in Equation 4-4:

## **EQUATION 4-4:**

$$\Delta T_{JA} = P_{OA}(t)\theta_{JA} \le nP_{OAmax}\theta_{JA}$$
$$T_{J} = T_{A} + \Delta T_{JA}$$

Where:

n = Number of op amps in the package (1, 2)

The power derating across temperature for an op amp in a particular package can be easily calculated (assuming equal power dissipations):

## **EQUATION 4-5:**

$$P_{OAmax} \le \frac{T_{Jmax} - T_A}{n \, \theta_{JA}}$$

Where:

 $T_{Jmax}$  = Absolute maximum junction temperature

Several techniques are available to reduce  $\Delta T_{JA}$  for a given  $P_{OAmax}\!:$ 


- Lower θ<sub>JA</sub>
  - Use another package
  - PCB layout (ground plane, etc.)
  - Heat sinks and air flow
- Reduce P<sub>OAmax</sub>
  - Increase R<sub>L</sub>
  - Limit I<sub>OUT</sub> (using R<sub>SER</sub>)
  - Decrease V<sub>DD</sub>

# 4.3 Improving Stability

### 4.3.1 CAPACITIVE LOADS


Driving large capacitive loads can cause stability problems for voltage feedback op amps. As the load capacitance increases, the phase margin (stability) of the feedback loop decreases and the closed-loop bandwidth is reduced. This produces gain peaking in the frequency response, with overshoot and ringing in the step response. A unity-gain buffer (G = +1) is the most sensitive to capacitive loads, though all gains show the same general behavior.

When driving large capacitive loads with these op amps (e.g.,  $> 20 \, \text{pF}$  when G = +1), a small series resistor at the output (R<sub>ISO</sub> in Figure 4-6) improves the phase margin of the feedback loop by making the output load resistive at higher frequencies. The bandwidth will be generally lower than the bandwidth with no capacitive load.



**FIGURE 4-6:** Output Resistor, R<sub>ISO</sub>, Stabilizes Large Capacitive Loads.

Figure 4-7 gives recommended  $R_{ISO}$  values for different capacitive loads and gains. The x-axis is the normalized load capacitance  $(C_L/G_N)$ , where  $G_N$  is the circuit's noise gain. For non-inverting gains,  $G_N$  and the Signal Gain are equal. For inverting gains,  $G_N$  is 1 + |Signal Gain| (e.g., -1 V/V gives  $G_N$  = +2 V/V).



**FIGURE 4-7:** Recommended R<sub>ISO</sub> Values for Capacitive Loads.

After selecting  $R_{\rm ISO}$ , double-check the resulting frequency response peaking and step response overshoot. Modify the value of  $R_{\rm ISO}$  until the response is reasonable. Bench evaluation and simulations with the MCP631/2/3/4/5/9 SPICE macro model are helpful.

#### 4.3.2 GAIN PEAKING

Figure 4-8 shows an op amp circuit that represents non-inverting amplifiers ( $V_M$  is a DC voltage and  $V_P$  is the input) or inverting amplifiers ( $V_P$  is a DC voltage and  $V_M$  is the input). The capacitances  $C_N$  and  $C_G$  represent the total capacitance at the input pins; they include the op amp's Common-Mode input capacitance ( $C_{CM}$ ), board parasitic capacitance and any capacitor placed in parallel.




FIGURE 4-8: Amplifier with Parasitic Capacitance.

 $C_G$  acts in parallel with  $R_G$  (except for a gain of +1 V/V), which causes an increase in gain at high frequencies.  $C_G$  also reduces the phase margin of the feedback loop, which becomes less stable. This effect can be reduced by either reducing  $C_G$  or  $R_{F^{\!\scriptscriptstyle{C}}}$ 

 $C_N$  and  $R_N$  form a low-pass filter that affects the signal at  $V_P$ . This filter has a single real pole at  $1/(2\pi R_N C_N)$ .

The largest value of R<sub>F</sub> that should be used depends on the noise gain (see G<sub>N</sub> in Section 4.3.1 "Capacitive Loads"), CG and the open-loop gain's phase shift. Figure 4-9 shows the maximum recommended R<sub>F</sub> for several C<sub>G</sub> values. Some applications may modify these values to reduce either output loading or gain peaking (step response overshoot).




FIGURE 4-9: Maximum Recommended  $R_F$  vs. Gain.

Figures 2-34 and 2-35 show the small signal and large signal step responses at G = +1 V/V. The unity-gain buffer usually has  $R_F = 0\Omega$  and  $R_G$  open.

Figures 2-36 and 2-37 show the small signal and large signal step responses at G = -1 V/V. Since the noise gain is 2 V/V and  $C_G \approx 10 \ pF$ , the resistors were chosen to be  $R_F = R_G = 1 \text{ k}\Omega$  and  $R_N = 500\Omega$ .

It is also possible to add a capacitor (C<sub>F</sub>) in parallel with R<sub>F</sub> to compensate for the destabilizing effect of C<sub>G</sub>. This makes it possible to use larger values of R<sub>F</sub>. The conditions for stability are summarized in Equation 4-6.

## **EQUATION 4-6:**

Given: 
$$G_{NI} = I + \frac{R_F}{R_G}$$
 
$$G_{N2} = I + \frac{C_G}{C_F}$$
 
$$f_F = \frac{I}{2\pi R_F C_F}$$
 
$$f_Z = f_F \Big(\frac{G_{NI}}{G_{N2}}\Big)$$
 We need: 
$$f_F \leq \frac{f_{GBWP}}{2G_{N2}}, G_{NI} < G_{N2}$$
 
$$f_F \leq \frac{f_{GBWP}}{4G_{NI}}, G_{NI} > G_{N2}$$

#### 4.4 MCP633, MCP635 and MCP639 **Chip Select**

The MCP633 is a single amplifier with Chip Select (CS). When CS is pulled high, the supply current drops to 1  $\mu$ A (typical) and flows through the CS pin to  $V_{SS}$ . When this happens, the amplifier output is put into a high-impedance state. By pulling CS low, the amplifier is enabled. The  $\overline{CS}$  pin has an internal 5 M $\Omega$  (typical) pull-down resistor connected to V<sub>SS</sub>, so it will go low if the CS pin is left floating. Figures 1-1, 2-42 and 2-43 show the output voltage and supply current response to a CS pulse.

The MCP635 is a dual amplifier with two CS pins; CSA controls op amp A and CSB controls op amp B. These op amps are controlled independently, with an enabled quiescent current (I<sub>O</sub>) of 2.5 mA/amplifier (typical) and a disabled  $I_Q$  of 1  $\mu$ A/amplifier (typical). The  $I_Q$  seen at the supply pins is the sum of the two op amps' I<sub>O</sub>; the typical value for the  $I_{Q}$  of the MCP635 will be 2  $\mu$ A, 2.5 mA or 5 mA when there are 0, 1 or 2 amplifiers enabled, respectively.

The MCP639 is a quad amplifier with two  $\overline{\text{CS}}$  pins;  $\overline{\text{CSB}}$ controls op amp B and CSD controls op amp D.

#### 4.5 Power Supply

With this family of operational amplifiers, the Power Supply pin (V<sub>DD</sub> for single supply) should have a local bypass capacitor (i.e., 0.01  $\mu F$  to 0.1  $\mu F$ ) within 2 mm for good high-frequency performance. Surface mount, multilayer ceramic capacitors, or their equivalent, should be used.

These op amps require a bulk capacitor (i.e., 2.2  $\mu F$  or larger) within 50 mm to provide large, slow currents. Tantalum capacitors, or their equivalent, may be a good choice. This bulk capacitor can be shared with other nearby analog parts as long as crosstalk through the supplies does not prove to be a problem.

## 4.6 High-Speed PCB Layout

These op amps are fast enough that a little extra care in the printed circuit board (PCB) layout can make a significant difference in performance. Good PCB layout techniques will help achieve the performance shown in the specifications and typical performance curves; it will also help minimize electromagnetic compatibility (EMC) issues.

Use a solid ground plane. Connect the bypass local capacitor(s) to this plane with minimal length traces. This cuts down inductive and capacitive crosstalk.

Separate digital from analog, low-speed from high-speed, and low-power from high-power. This will reduce interference.

Keep sensitive traces short and straight. Separate them from interfering components and traces. This is especially important for high-frequency (low rise time) signals.

Sometimes, it helps to place guard traces next to victim traces. They should be on both sides of the victim trace and as close as possible. Connect guard traces to ground plane at both ends and in the middle for long traces.

Use coax cables, or low-inductance wiring, to route signal and power to and from the PCB. Mutual and self-inductance of power wires is often a cause of crosstalk and unusual behavior.

# 4.7 Typical Applications

### 4.7.1 POWER DRIVER WITH HIGH GAIN

Figure 4-10 shows a power driver with high gain  $(1 + R_2/R_1)$ . The short-circuit current of the MCP631/2/3/4/5/9 op amps makes it possible to drive significant loads. The calibrated input offset voltage supports accurate response at high gains.  $R_3$  should be small and equal to  $R_1||R_2$  in order to minimize the bias current induced offset.





FIGURE 4-10: Power Driver.

#### 4.7.2 OPTICAL DETECTOR AMPLIFIER

Figure 4-11 shows a transimpedance amplifier, using the MCP63X op amp, in a photo detector circuit. The photo detector is a capacitive current source.  $R_{\text{F}}$  provides enough gain to produce 10 mV at  $V_{\text{OUT}}$ .  $C_{\text{F}}$  stabilizes the gain and limits the transimpedance bandwidth to about 1.1 MHz. The parasitic capacitance of  $R_{\text{F}}$  (e.g., 0.2 pF for a 0805 SMD) acts in parallel with  $C_{\text{F}}$ .



**FIGURE 4-11:** Transimpedance Amplifier for an Optical Detector.

#### 4.7.3 H-BRIDGE DRIVER

Figure 4-12 shows the MCP632 dual op amp used as a H-bridge driver. The load could be a speaker or a DC motor.




FIGURE 4-12: H-Bridge Driver.

This circuit automatically makes the noise gains  $(G_N)$  equal when the gains are set properly, so that the frequency responses match well (in magnitude and in phase). Equation 4-7 shows how to calculate  $R_{GT}$  and  $R_{GB}$  so that both op amps have the same DC gains;  $G_{DM}$  needs to be selected first.

# **EQUATION 4-7:**

$$G_{DM} \equiv \frac{V_{OT} - V_{OB}}{V_{IN} - \frac{V_{DD}}{2}} \ge 1 \text{ V/V}$$
 
$$R_{GT} = \frac{R_F}{\frac{G_{DM}}{2} - 1}$$
 
$$R_{GB} = \frac{R_F}{\frac{G_{DM}}{2}}$$

Equation 4-8 gives the resulting Common-Mode and Differential mode output voltages.

## **EQUATION 4-8:**

$$\begin{split} & \frac{V_{OT} + V_{OB}}{2} \; = \; \frac{V_{DD}}{2} \\ & V_{OT} - V_{OB} \; = \; G_{DM} \Big( V_{IN} - \frac{V_{DD}}{2} \Big) \end{split}$$

### 5.0 DESIGN AIDS

Microchip provides the basic design aids needed for the MCP631/2/3/4/5/9 family of op amps.

#### 5.1 SPICE Macro Model

The latest SPICE macro model for the MCP631/2/3/4/5/9 op amps is available on the Microchip web site at <a href="https://www.microchip.com">www.microchip.com</a>. This model is intended to be an initial design tool that works well in the linear region of operation over the temperature range of the op amp. See the model file for information on its capabilities.

Bench testing is a very important part of any design and cannot be replaced with simulations. Also, simulation results using this macro model need to be validated by comparing them to the data sheet specifications and characteristic curves.

# 5.2 FilterLab<sup>®</sup> Software

Microchip's FilterLab<sup>®</sup> software is an innovative software tool that simplifies analog active filter (using op amps) design. Available at no cost from the Microchip web site at <a href="https://www.microchip.com/filterlab">www.microchip.com/filterlab</a>, the FilterLab design tool provides full schematic diagrams of the filter circuit with component values. It also outputs the filter circuit in SPICE format, which can be used with the macro model to simulate actual filter performance.

# 5.3 Microchip Advanced Part Selector (MAPS)

MAPS is a software tool that helps efficiently identify Microchip devices that fit a particular design requirement. Available at no cost from the Microchip web site at <a href="https://www.microchip.com/maps">www.microchip.com/maps</a>, the MAPS is an overall selection tool for Microchip's product portfolio that includes Analog, Memory, MCUs and DSCs. Using this tool, a filter can be defined to sort features for a parametric search of devices and export side-by-side technical comparison reports. Helpful links are also provided for data sheets, purchase and sampling of Microchip parts.

# 5.4 Analog Demonstration and Evaluation Boards

Microchip offers a broad spectrum of analog demonstration and evaluation boards that are designed to help customers achieve faster time to market. For a complete listing of these boards and their corresponding user's guides and technical information, visit the Microchip web site at www.microchip.com/analog tools.

Some boards that are especially useful are:

- MCP6XXX Amplifier Evaluation Board 1, part number: MCP6XXXEV-AMP1
- MCP6XXX Amplifier Evaluation Board 2, part number: MCP6XXXEV-AMP2
- MCP6XXX Amplifier Evaluation Board 3, part number: MCP6XXXEV-AMP3
- MCP6XXX Amplifier Evaluation Board 4, part number: MCP6XXXEV-AMP4
- Active Filter Demo Board Kit, part number: MCP6XXXDM-FLTR
- 8-Pin SOIC/MSOP/TSSOP/DIP Evaluation Board, part number: SOIC8EV

## 5.5 Application Notes


The following Microchip Analog Design Note and Application Notes are available on the Microchip web site at <a href="https://www.microchip.com/appnotes">www.microchip.com/appnotes</a> and are recommended as supplemental reference resources.

- ADN003: "Select the Right Operational Amplifier for your Filtering Circuits", DS21821
- AN722: "Operational Amplifier Topologies and DC Specifications", DS00722
- AN723: "Operational Amplifier AC Specifications and Applications", DS00723
- AN884: "Driving Capacitive Loads With Op Amps", DS00884
- AN990: "Analog Sensor Conditioning Circuits An Overview", DS00990
- AN1228: "Op Amp Precision Design: Random Noise". DS01228


Some of these application notes, and others, are listed in the "Signal Chain Design Guide", DS21825.

## 6.0 PACKAGING INFORMATION

## 6.1 Package Marking Information



6-Lead SOT-23 (MCP633)



8-Lead TDFN (2x3x0.75 mm) (MCP631)




Example


JC25

Example

Example




8-Lead DFN (3x3x0.9 mm) (MCP632)



Device	Code
MCP632T-E/MF	DABM

Note 1: Applies to 8-lead 3x3 DFN



Legend: XX...X Customer-specific information

Y Year code (last digit of calendar year)
YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week '01')

NNN Alphanumeric traceability code


e3 Pb-free JEDEC® designator for Matte Tin (Sn)


This package is Pb-free. The Pb-free JEDEC designator (e3)

can be found on the outer packaging for this package.


**Note**: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.

### 8-Lead SOIC (3.90 mm) (MCP631, MCP632)





### 10-Lead DFN (3x3x0.9 mm) (MCP635)



Device	Code
MCP635T-E/MF	BAFB

Note 1: Applies to 10-lead 3x3 DFN



10-Lead MSOP (3x3 mm) (MCP635)





**Legend:** XX...X Customer-specific information
Year code (last digit of calendar year)

YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week '01')


NNN Alphanumeric traceability code


e3 Pb-free JEDEC® designator for Matte Tin (Sn)

This package is Pb-free. The Pb-free JEDEC designator (e3) can be found on the outer packaging for this package.


**lote**: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.


14-Lead SOIC (3.90 mm) (MCP634)






14-Lead TSSOP (4.4 mm) (MCP634)






16-Lead QFN (4x4x0.9 mm) (MCP639)







**Legend:** XX...X Customer-specific information

Y Year code (last digit of calendar year)
YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week '01')

NNN Alphanumeric traceability code

e3 Pb-free JEDEC® designator for Matte Tin (Sn)


\* This package is Pb-free. The Pb-free JEDEC designator (e3)

can be found on the outer packaging for this package.

**Note**: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.

# 5-Lead Plastic Small Outline Transistor (OT) [SOT-23]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS				
	Dimension Limits	MIN	NOM	MAX			
Number of Pins	N		5				
Lead Pitch	е		0.95 BSC				
Outside Lead Pitch	e1		1.90 BSC				
Overall Height	A	0.90	_	1.45			
Molded Package Thickness	A2	0.89	_	1.30			
Standoff	A1	0.00	_	0.15			
Overall Width	E	2.20	_	3.20			
Molded Package Width	E1	1.30	_	1.80			
Overall Length	D	2.70	_	3.10			
Foot Length	L	0.10	_	0.60			
Footprint	L1	0.35	_	0.80			
Foot Angle	ф	0°	_	30°			
Lead Thickness	С	0.08	_	0.26			
Lead Width	b	0.20	_	0.51			

### Notes:


- 1. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.127 mm per side.
- 2. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-091B

## 5-Lead Plastic Small Outline Transistor (OT) [SOT-23]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS			
Dimension	MIN	NOM	MAX	
Contact Pitch	0.95 BSC			
Contact Pad Spacing	С		2.80	
Contact Pad Width (X5)	Х			0.60
Contact Pad Length (X5)	Υ			1.10
Distance Between Pads	G	1.70		
Distance Between Pads	GX	0.35		
Overall Width	Z			3.90

## Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2091A

# 6-Lead Plastic Small Outline Transistor (CHY) [SOT-23]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	MILLIMETERS				
Dim	ension Limits	MIN	NOM	MAX		
Number of Pins	N		6			
Pitch	е		0.95 BSC			
Outside Lead Pitch	e1		1.90 BSC			
Overall Height	А	0.90	-	1.45		
Molded Package Thickness	A2	0.89	-	1.30		
Standoff	A1	0.00	-	0.15		
Overall Width	E	2.20	-	3.20		
Molded Package Width	E1	1.30	-	1.80		
Overall Length	D	2.70	-	3.10		
Foot Length	L	0.10	-	0.60		
Footprint	L1	0.35	-	0.80		
Foot Angle	ф	0°	-	30°		
Lead Thickness	С	0.08	-	0.26		
Lead Width	b	0.20	_	0.51		

### Notes:


- 1. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.127 mm per side.
- 2. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-028B

# 6-Lead Plastic Small Outline Transistor (CHY) [SOT-23]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIMETERS			
Dimension Limits		MIN	NOM	MAX	
Contact Pitch	Е	0.95 BSC			
Contact Pad Spacing	C		2.80		
Contact Pad Width (X6)	Х			0.60	
Contact Pad Length (X6)	Υ			1.10	
Distance Between Pads	G	1.70			
Distance Between Pads	GX	0.35			
Overall Width	Z			3.90	

#### Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2028A

## 8-Lead Plastic Dual Flat, No Lead Package (MF) - 3x3x0.9mm Body [DFN]


**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing No. C04-062C Sheet 1 of 2

# 8-Lead Plastic Dual Flat, No Lead Package (MF) - 3x3x0.9mm Body [DFN]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Number of Pins	N	8		
Pitch	е	0.65 BSC		
Overall Height	Α	0.80	0.90	1.00
Standoff	A1	0.00	0.02	0.05
Contact Thickness	A3	0.20 REF		
Overall Length	D	3.00 BSC		
Exposed Pad Width	E2	1.34	-	1.60
Overall Width	Е	3.00 BSC		
Exposed Pad Length	D2	1.60	-	2.40
Contact Width	b	0.25	0.30	0.35
Contact Length	L	0.20	0.30	0.55
Contact-to-Exposed Pad	K	0.20		-

#### Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package may have one or more exposed tie bars at ends.
- 3. Package is saw singulated
- 4. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing No. C04-062C Sheet 2 of 2

# 8-Lead Plastic Dual Flat, No Lead Package (MF) - 3x3x0.9mm Body [DFN]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



## RECOMMENDED LAND PATTERN

Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E	0.65 BSC		
Optional Center Pad Width	W2			2.40
Optional Center Pad Length	T2			1.55
Contact Pad Spacing	C1		3.10	
Contact Pad Width (X8)	X1			0.35
Contact Pad Length (X8)	Y1			0.65
Distance Between Pads	G	0.30		

## Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2062B

## 8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm Body [SOIC]


**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing No. C04-057C Sheet 1 of 2

## 8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm Body [SOIC]

**lote:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		N	MILLIMETERS		
Dimension	Limits	MIN	NOM	MAX	
Number of Pins	N		8		
Pitch	е		1.27 BSC		
Overall Height	Α	-	-	1.75	
Molded Package Thickness	A2	1.25	-	-	
Standoff §	A1	0.10	-	0.25	
Overall Width	Е	6.00 BSC			
Molded Package Width	E1	3.90 BSC			
Overall Length	D	4.90 BSC			
Chamfer (Optional)	h	0.25	-	0.50	
Foot Length	Г	0.40	-	1.27	
Footprint	L1		1.04 REF		
Foot Angle	φ	0°	-	8°	
Lead Thickness	С	0.17 - 0.25			
Lead Width	b	0.31	-	0.51	
Mold Draft Angle Top	α	5°	-	15°	
Mold Draft Angle Bottom	β	5°	-	15°	


#### Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
  - REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing No. C04-057C Sheet 2 of 2

# 8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



**RECOMMENDED LAND PATTERN** 

Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Contact Pitch	Е		1.27 BSC	
Contact Pad Spacing	C		5.40	
Contact Pad Width (X8)	X1			0.60
Contact Pad Length (X8)	Y1			1.55

#### Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2057A

# 8-Lead Plastic Dual Flat, No Lead Package (MN) - 2x3x0.75mm Body [TDFN]


**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing No. C04-129C Sheet 1 of 2

# 8-Lead Plastic Dual Flat, No Lead Package (MN) – 2x3x0.75mm Body [TDFN]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIMETERS			
Dimension	Dimension Limits		NOM	MAX	
Number of Pins	N		8		
Pitch	е		0.50 BSC		
Overall Height	Α	0.70	0.75	0.80	
Standoff	A1	0.00	0.02	0.05	
Contact Thickness	A3	0.20 REF			
Overall Length	D	2.00 BSC			
Overall Width	Ш		3.00 BSC		
Exposed Pad Length	D2	1.20	-	1.60	
Exposed Pad Width	E2	1.20	-	1.60	
Contact Width	b	0.20 0.25 0.30			
Contact Length	L	0.25 0.30 0.45			
Contact-to-Exposed Pad	K	0.20	-	-	

#### Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package may have one or more exposed tie bars at ends.
- 3. Package is saw singulated
- 4. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing No. C04-129C Sheet 2 of 2

# 8-Lead Plastic Dual Flat, No Lead Package (MN) – 2x3x0.75 mm Body [TDFN]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIMETERS			
Dimension Limits		MIN	NOM	MAX	
Contact Pitch	Е				
Optional Center Pad Width	W2			1.46	
Optional Center Pad Length	T2			1.36	
Contact Pad Spacing	C1		3.00		
Contact Pad Width (X8)	X1			0.30	
Contact Pad Length (X8)	Y1			0.75	
Distance Between Pads	G	0.20			

#### Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2129A

## 10-Lead Plastic Dual Flat, No Lead Package (MF) - 3x3x0.9mm Body [DFN]


**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing No. C04-063C Sheet 1 of 2

## 10-Lead Plastic Dual Flat, No Lead Package (MF) - 3x3x0.9mm Body [DFN]

**ote:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIMETERS			
Dimension	Limits	MIN	NOM	MAX	
Number of Pins	Z		10		
Pitch	е		0.50 BSC		
Overall Height	Α	0.80	0.90	1.00	
Standoff	A1	0.00	0.02	0.05	
Contact Thickness	A3	0.20 REF			
Overall Length	О	3.00 BSC			
Exposed Pad Length	D2	2.15	2.35	2.45	
Overall Width	Е		3.00 BSC		
Exposed Pad Width	E2	1.40	1.50	1.75	
Contact Width	b	0.18	0.25	0.30	
Contact Length	L	0.30	0.40	0.50	
Contact-to-Exposed Pad	K	0.20	-	-	

#### Notes

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package may have one or more exposed tie bars at ends.
- 3. Package is saw singulated.
- 4. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing No. C04-063C Sheet 2 of 2

## 10-Lead Plastic Dual Flat, No Lead Package (MF) - 3x3x0.9mm Body [DFN]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Contact Pitch	Е	0.50 BSC		
Optional Center Pad Width	W2			2.48
Optional Center Pad Length	T2			1.55
Contact Pad Spacing	C1		3.10	
Contact Pad Width (X10)	X1			0.30
Contact Pad Length (X10)	Y1			0.65
Distance Between Pads	G	0.20		

#### Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2063B

## 10-Lead Plastic Micro Small Outline Package (UN) [MSOP]


**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-021C Sheet 1 of 2

## 10-Lead Plastic Micro Small Outline Package (UN) [MSOP]

For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIMETERS			
Dimension Limits		MIN	NOM	MAX	
Number of Pins	N		10		
Pitch	е		0.50 BSC		
Overall Height	Α	-	-	1.10	
Molded Package Thickness	A2	0.75	0.85	0.95	
Standoff	A1	0.00	-	0.15	
Overall Width	E	4.90 BSC			
Molded Package Width	E1		3.00 BSC		
Overall Length	D		3.00 BSC		
Foot Length	L	0.40	0.60	0.80	
Footprint	L1	0.95 REF			
Foot Angle	φ	0°	-	8°	
Lead Thickness	С	0.08	1	0.23	
Lead Width	b	0.15	-	0.33	

#### Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm per side.

3. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-021C Sheet 2 of 2

## 10-Lead Plastic Micro Small Outline Package (UN) [MSOP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Contact Pitch	Ш	0.50 BSC		
Contact Pad Spacing	C		4.40	
Overall Width	Z			5.80
Contact Pad Width (X10)	X1			0.30
Contact Pad Length (X10)	Y1			1.40
Distance Between Pads	G1	3.00		
Distance Between Pads	GX	0.20		

#### Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2021A

## 14-Lead Plastic Small Outline (SL) - Narrow, 3.90 mm Body [SOIC]


**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing No. C04-065C Sheet 1 of 2

## 14-Lead Plastic Small Outline (SL) - Narrow, 3.90 mm Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Number of Pins	N		14	
Pitch	е		1.27 BSC	
Overall Height	Α	•	-	1.75
Molded Package Thickness	A2	1.25	-	-
Standoff §	A1	0.10	-	0.25
Overall Width	E	6.00 BSC		
Molded Package Width	E1	3.90 BSC		
Overall Length	D	8.65 BSC		
Chamfer (Optional)	h	0.25	-	0.50
Foot Length	L	0.40	-	1.27
Footprint	L1		1.04 REF	
Lead Angle	Θ	0°	-	-
Foot Angle	φ	0°	-	8°
Lead Thickness	С	0.10	-	0.25
Lead Width	b	0.31	_	0.51
Mold Draft Angle Top	α	5°	-	15°
Mold Draft Angle Bottom	β	5°	-	15°

#### Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic
- Dimension D does not include mold flash, protrusions or gate burrs, which shall not exceed 0.15 mm per end. Dimension E1 does not include interlead flash or protrusion, which shall not exceed 0.25 mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.


REF: Reference Dimension, usually without tolerance, for information purposes only.

5. Datums A & B to be determined at Datum H.

Microchip Technology Drawing No. C04-065C Sheet 2 of 2

# 14-Lead Plastic Small Outline (SL) - Narrow, 3.90 mm Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	Units		MILLIMETERS		
Dimension	Dimension Limits		NOM	MAX	
Contact Pitch	E		1.27 BSC		
Contact Pad Spacing	С		5.40		
Contact Pad Width	Х			0.60	
Contact Pad Length	Υ			1.50	
Distance Between Pads	Gx	0.67			
Distance Between Pads	G	3.90			

#### Notes


1. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.


Microchip Technology Drawing No. C04-2065A

## 14-Lead Plastic Thin Shrink Small Outline (ST) - 4.4 mm Body [TSSOP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging








Microchip Technology Drawing C04-087C Sheet 1 of 2

## 14-Lead Plastic Thin Shrink Small Outline (ST) - 4.4 mm Body [TSSOP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIMETERS			
Dimension Limits		MIN	NOM	MAX	
Number of Pins	Z		14		
Pitch	е		0.65 BSC		
Overall Height	Α	ı	-	1.20	
Molded Package Thickness	A2	0.80	1.00	1.05	
Standoff	A1	0.05	ı	0.15	
Overall Width	Е	6.40 BSC			
Molded Package Width	E1	4.30	4.40	4.50	
Molded Package Length	О	4.90	5.00	5.10	
Foot Length	Г	0.45	0.60	0.75	
Footprint	(L1)	1.00 REF			
Foot Angle	$\varphi$	0°	-	8°	
Lead Thickness	С	0.09	-	0.20	
Lead Width	b	0.19	-	0.30	

#### Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm per side.
- 3. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing No. C04-087C Sheet 2 of 2

# 14-Lead Plastic Thin Shrink Small Outline (ST) - 4.4 mm Body [TSSOP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



## RECOMMENDED LAND PATTERN

	MILLIMETERS			
Dimension Limits		MIN	NOM	MAX
Contact Pitch	Е		0.65 BSC	
Contact Pad Spacing	C1		5.90	
Contact Pad Width (X14)	X1			0.45
Contact Pad Length (X14)	Y1			1.45
Distance Between Pads	G	0.20		

#### Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2087A

# 16-Lead Plastic Quad Flat, No Lead Package (ML) – 4x4x0.9 mm Body [QFN]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	MILLIMETERS		
Dimension	Dimension Limits		NOM	MAX
Number of Pins	N	16		
Pitch	е	0.65 BSC		
Overall Height	Α	0.80	0.90	1.00
Standoff	A1	0.00	0.02	0.05
Contact Thickness	А3	0.20 REF		
Overall Width	Е	4.00 BSC		
Exposed Pad Width	E2	2.50 2.65 2.80		
Overall Length	D	4.00 BSC		
Exposed Pad Length	D2	2.50	2.65	2.80
Contact Width	b	0.25	0.30	0.35
Contact Length	L	0.30	0.40	0.50
Contact-to-Exposed Pad	K	0.20	_	_

#### Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated.
- 3. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-127B

# 16-Lead Plastic Quad Flat, No Lead Package (ML) - 4x4x0.9mm Body [QFN]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



**RECOMMENDED LAND PATTERN** 

Units		MILLIMETERS			
Dimension Limits		MIN	NOM	MAX	
Contact Pitch	Е	0.65 BSC			
Optional Center Pad Width	W2			2.50	
Optional Center Pad Length	T2			2.50	
Contact Pad Spacing	C1		4.00		
Contact Pad Spacing	C2		4.00		
Contact Pad Width (X16)	X1			0.35	
Contact Pad Length (X16)	Y1			0.80	
Distance Between Pads	G	0.30			

## Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2127A

## APPENDIX A: REVISION HISTORY

### Revision C (July 2014)

The following is the list of modifications:

- 1. Updated the Features: list.
- Added the High Gain-Bandwidth Op Amp Portfolio table in the Features: section.
- 3. Updated Figures 4-6 and 4-11.
- 4. Updated Section 6.0 "Packaging Information" and Section 6.1 "Package Marking Information".
- 5. Minor typographical changes.

#### **Revision B (November 2011)**

The following is the list of modifications:

- Added the MCP634 and MCP639 amplifiers to the product family and the related information throughout the document.
- Added the 2x3 TDFN (8L), SOT23 (5L) package option for MCP631, SOT23 (6L) package option for MCP633, 4x4 QFN (16L) package option for MCP639, SOIC and TSSOP (14L) package options for MCP634 and the related information throughout the document. Updated package types drawing with pin designation for each new package.
- Updated the Temperature Specifications table to show the temperature specifications for new packages.
- 4. Updated Table 3-1 to show all the pin functions.
- Updated Section 6.0 "Packaging Information" with markings for the new additions.
   Added the corresponding SOT23 (5L), SOT23 (6L), TDFN (8L), SOIC, TSSOP (14L), and 4x4 QFN (16L) package options and related information.
- 6. Updated table description and examples in the Product Identification System section.

#### Revision A (August 2009)

· Original Release of this Document.

# PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO.	<u>-X</u>	/ <b>XX</b>	Exa	Examples:	
Device	Temperature Range	Package	a)	MCP631T-E/OT:	Extended temperature, 5LD SOT-23 package
MCP631 MCP632 MCP633 MCP633 MCP634 MCP634 MCP635 MCP635	MCP631	Single Op Amp	b)	MCP631T-E/MNY	Tape and Reel Extended temperature, 8LD TDFN package
	MCP631T MCP632	Single Op Amp (Tape and Reel) (SOIC, SOT-23, TDFN) Dual Op Amp	c)	MCP631T-E/SN:	Tape and Reel Extended temperature, 8LD SOIC package
	MCP632T MCP633 MCP633T	(DFN and SOIC)  633 Single Op Amp with CS  634 Single Op Amp with CS  (SOIC, SOT-23)  634 Quad Op Amp  634T Quad Op Amp (Tape and Reel)  (TSSOP and SOIC)  635 Dual Op Amp with CS  635T Dual Op Amp with CS  (DFN and MSOP)  639 Quad Op Amp	d)	MCP632T-E/MF:	1 0
	MCP634 MCP634T		e)	MCP632T-E/SN:	Tape and Reel Extended temperature, 8LD SOIC package
	MCP635 MCP635T		f)	MCP633T-E/SN:	Tape and Reel Extended temperature, 8LD SOIC package
	MCP639 MCP639T		g)	MCP633T-E/CHY:	Tape and Reel Extended temperature, 6LD SOT package
Temperature	E = -40°C to +125°C	h)	MCP634T-E/SL:	Tape and Reel Extended temperature, 14LD SOIC package	
Range:	OT - Plac	OT - Plantis Creal Outline (COT 00) Fland	i)	MCP634T-E/ST:	Tape and Reel Extended temperature, 14LD TSSOP package
Package:	OT = Plastic Small Outline (SOT-23), 5-lead CHY = Plastic Small Outline (SOT-23), 6-lead MNY = Plastic Dual Flat, No Lead (2x3 TDFN), 8-lead MF = Plastic Dual Flat, No Lead (3×3 DFN), 8-lead, 10-lead SN = Plastic Small Outline (3.90 mm), 8-lead UN = Plastic Micro Small Outline (MSOP), 10-lead SL = Plastic Small Outline, Narrow, (3.90 mm SOIC),	j)	MCP635T-E/MF:	Tape and Reel Extended temperature, 10LD DFN package	
		k)	MCP635T-E/UN:	Tape and Reel Extended temperature, 10LD MSOP package	
	ST = Plastic Thin Shrink Small Outline, (4.4 mm TSSOP), 14-lead  ML = Plastic Quad Flat, No Lead Package (4x4 QFN),		l)	MCP639T-E/ML:	Tape and Reel Extended temperature, 16LD QFN package.
		x0.9 mm), 16-lead			

#### Note the following details of the code protection feature on Microchip devices:

- · Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our
  knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data
  Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

#### **Trademarks**

The Microchip name and logo, the Microchip logo, dsPIC, FlashFlex, flexPWR, JukeBlox, KEELOQ, KEELOQ logo, Kleer, LANCheck, MediaLB, MOST, MOST logo, MPLAB, OptoLyzer, PIC, PICSTART, PIC<sup>32</sup> logo, RightTouch, SpyNIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

The Embedded Control Solutions Company and mTouch are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, ECAN, In-Circuit Serial Programming, ICSP, Inter-Chip Connectivity, KleerNet, KleerNet logo, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, RightTouch logo, REAL ICE, SQI, Serial Quad I/O, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

 $\ensuremath{\mathsf{SQTP}}$  is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademarks of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2009-2014, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 978-1-63276-382-2

# QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



# Worldwide Sales and Service

#### **AMERICAS Corporate Office**

2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200

Fax: 480-792-7277 Technical Support:

http://www.microchip.com/ support

Web Address:

www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

**Boston** 

Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL

Tel: 630-285-0071 Fax: 630-285-0075

Cleveland

Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

**Dallas** Addison, TX

Tel: 972-818-7423 Fax: 972-818-2924

Detroit Novi. MI

Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN Tel: 317-773-8323

Fax: 317-773-5453

Los Angeles

Mission Vieio, CA Tel: 949-462-9523 Fax: 949-462-9608

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110

Canada - Toronto Tel: 905-673-0699 Fax: 905-673-6509

# ASIA/PACIFIC

**Asia Pacific Office** 

Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong

Tel: 852-2943-5100 Fax: 852-2401-3431

Australia - Sydney Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing

Tel: 86-10-8569-7000 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8665-5511

Fax: 86-28-8665-7889

China - Chongging Tel: 86-23-8980-9588

Fax: 86-23-8980-9500 China - Hangzhou Tel: 86-571-8792-8115

Fax: 86-571-8792-8116

China - Hong Kong SAR Tel: 852-2943-5100 Fax: 852-2401-3431

China - Nanjing

Tel: 86-25-8473-2460 Fax: 86-25-8473-2470

China - Qingdao Tel: 86-532-8502-7355

Fax: 86-532-8502-7205

China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen Tel: 86-755-8864-2200 Fax: 86-755-8203-1760

China - Wuhan Tel: 86-27-5980-5300

Fax: 86-27-5980-5118 China - Xian Tel: 86-29-8833-7252

Fax: 86-29-8833-7256 China - Xiamen Tel: 86-592-2388138 Fax: 86-592-2388130

China - Zhuhai Tel: 86-756-3210040 Fax: 86-756-3210049

#### ASIA/PACIFIC

India - Bangalore

Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi

Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune

Tel: 91-20-3019-1500 Japan - Osaka

Tel: 81-6-6152-7160 Fax: 81-6-6152-9310

Japan - Tokyo Tel: 81-3-6880- 3770

Fax: 81-3-6880-3771 Korea - Daegu

Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul

Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857

Fax: 60-3-6201-9859

Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore

Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-5778-366 Fax: 886-3-5770-955

Taiwan - Kaohsiung Tel: 886-7-213-7830

Taiwan - Taipei Tel: 886-2-2508-8600 Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350

#### **EUROPE**

Austria - Wels

Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

Denmark - Copenhagen Tel: 45-4450-2828

Fax: 45-4485-2829

France - Paris

Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Dusseldorf Tel: 49-2129-3766400

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Germany - Pforzheim Tel: 49-7231-424750

Italy - Milan

Tel: 39-0331-742611 Fax: 39-0331-466781

Italy - Venice Tel: 39-049-7625286

Netherlands - Drunen Tel: 31-416-690399

Fax: 31-416-690340 Poland - Warsaw

Tel: 48-22-3325737 Spain - Madrid

Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Stockholm Tel: 46-8-5090-4654

UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820

03/25/14