Preferred Device

Silicon Controlled Rectifiers

Reverse Blocking Thyristors

Designed for high volume, low cost, industrial and consumer applications such as motor control; process control; temperature, light and speed control.

Features

- Small Size
- Passivated Die for Reliability and Uniformity
- Low Level Triggering and Holding Characteristics
- Available in Surface Mount Lead Form Case 369C
- Epoxy Meets UL 94 V-0 @ 0.125 in
- ESD Ratings: Human Body Model, 3B > 8000 V Machine Model, C > 400 V
- Pb–Free Packages are Available

MAXIMUM RATINGS (T_J = 25° C unless otherwise noted)

| Symbol V _{DRM,} V _{RRM} | Value 600 800 8.0 | Unit V A |
|---|--|--|
| V _{RRM} | 800 | |
| I _{T(RMS)} | 8.0 | А |
| | | |
| I _{T(AV)} | 5.1 | A |
| I _{TSM} | 80 | A |
| l ² t | 26 | A ² sec |
| P _{GM} | 5.0 | W |
| P _{G(AV)} | 0.5 | W |
| I _{GM} | 2.0 | А |
| TJ | -40 to 125 | °C |
| T _{stg} | -40 to 150 | °C |
| P | ITSM I ² t PGM IGM TJ | Item 80 I ² t 26 PGM 5.0 'G(AV) 0.5 IGM 2.0 TJ -40 to 125 |

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.


 V_{DRM}, V_{RRM} for all types can be applied on a continuous basis. Ratings apply for zero or negative gate voltage; positive gate voltage shall not be applied concurrent with negative potential on the anode. Blocking voltages shall not be tested with a constant current source such that the voltage ratings of the device are exceeded.



ON Semiconductor®

http://onsemi.com


SCRs 8 AMPERES RMS 600 – 800 VOLTS





DPAK CASE 369C STYLE 4

MARKING DIAGRAM



| Y | = Year |
|--------|-------------------|
| WW | = Work Week |
| CR8DCx | = Device Code |
| | x= M or N |
| G | = Pb-Free Package |

| PIN ASSIGNMENT | | | | |
|----------------|---------|--|--|--|
| 1 | Cathode | | | |
| 2 | Anode | | | |
| 3 | Gate | | | |
| 4 | Anode | | | |

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 2 of this data sheet.

Preferred devices are recommended choices for future use and best overall value.

THERMAL CHARACTERISTICS

| Characteristic | Symbol | Max | Unit |
|---|--|-----------------|------|
| Thermal Resistance – Junction-to-Case – Junction-to-Ambient – Junction-to-Ambient (Note 2) | R _{θJC} R _{θJA} R _{θJA} | 2.2 88 80 | °C/W |
| Maximum Lead Temperature for Soldering Purposes (Note 3) | ΤL | 260 | °C |

ELECTRICAL CHARACTERISTICS ($T_J = 25^{\circ}C$ unless otherwise noted)

| Characteristics | Symbol | Min | Тур | Max | Unit |
|--|--|-----------------|----------------|-----------------|------|
| FF CHARACTERISTICS | | | | | |
| $ \begin{array}{l} \mbox{Peak Repetitive Forward or Peak Repetitive Reverse Blocking Current} \\ (V_{AK} = Rated V_{DRM} \mbox{ or } V_{RRM}, \mbox{ Gate Open}) & T_J = 25^\circ C \\ & T_J = 125^\circ C \end{array} $ | I _{DRM} , I _{RRM} | | | 0.01 5.0 | mA |
| N CHARACTERISTICS | | - | | | |
| Peak On-State Voltage (Note 4) (I _{TM} = 16 A) | V _{TM} | - | 1.4 | 1.8 | V |
| Gate Trigger Current (Continuous dc) $(V_{AK} = 12 \text{ V}, \text{ R}_{L} = 100 \Omega, \text{ T}_{J} = 25^{\circ}\text{C})$ $(\text{T}_{J} = -40^{\circ}\text{C})$ | I _{GT} | 2.0 - | 7.0 - | 15 30 | mA |
| Gate Trigger Voltage (Continuous dc) $(V_{AK} = 12 \text{ V}, \text{ R}_{L} = 100 \Omega, \text{ T}_{J} = 25^{\circ}\text{C})$ $(\text{T}_{J} = -40^{\circ}\text{C})$ $(\text{T}_{J} = 125^{\circ}\text{C})$ | V _{GT} | 0.5 _ 0.2 | 0.65 - - | 1.0 2.0 - | V |
| Holding Current (V _{AK} = 12 V, Initiating Current = 200 mA, Gate Open) $T_J = 25^{\circ}C$ $T_J = -40^{\circ}C$ | Ι _Η | 4.0 | 22 - | 30 60 | mA |
| Latching Current $(V_{AK} = 12 \text{ V}, I_G = 15 \text{ mA}, T_J = 25^{\circ}\text{C})$ $(V_{AK} = 12 \text{ V}, I_G = 30 \text{ mA}, T_J = -40^{\circ}\text{C})$ | ΙL | 4.0 - | 22 - | 30 60 | mA |

| Critical Rate of Rise of Off-State Voltage | dv/dt | | | | V/μs |
|--|-------|----|-----|---|------|
| (V_{AK} = Rated V_{DRM} , Exponential Waveform, Gate Open, T_J = 125°C) | | 50 | 200 | - | |

2. Surface mounted on minimum recommended pad size.

3. 1/8'' from case for 10 seconds. 4. Pulse Test: Pulse Width ≤ 2.0 ms, Duty Cycle $\leq 2\%$.


ORDERING INFORMATION


| Device | Package | Shipping [†] |
|------------|-------------------|-----------------------|
| MCR8DCMT4 | DPAK | |
| MCR8DCMT4G | DPAK (Pb–Free) | 2500 / Tape & Reel |
| MCR8DCNT4 | DPAK | |
| MCR8DCNT4G | DPAK (Pb–Free) |] |

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

Voltage Current Characteristic of SCR

| Symbol | Parameter |
|------------------|---|
| V _{DRM} | Peak Repetitive Off State Forward Voltage |
| I _{DRM} | Peak Forward Blocking Current |
| V _{RRM} | Peak Repetitive Off State Reverse Voltage |
| I _{RRM} | Peak Reverse Blocking Current |
| V _{TM} | Peak On State Voltage |
| Ι _Η | Holding Current |











Figure 2. On-State Power Dissipation










Figure 5. Typical Gate Trigger Current versus Junction Temperature

Figure 6. Typical Gate Trigger Voltage versus Junction Temperature






Figure 7. Typical Holding Current versus Junction Temperature





PACKAGE DIMENSIONS





NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH.


| | INC | HES | MILLIMETERS | | |
|-----|-----------|-------|-------------|------|--|
| DIM | MIN | MAX | MIN | MAX | |
| Α | 0.235 | 0.245 | 5.97 | 6.22 | |
| в | 0.250 | 0.265 | 6.35 | 6.73 | |
| С | 0.086 | 0.094 | 2.19 | 2.38 | |
| D | 0.027 | 0.035 | 0.69 | 0.88 | |
| Е | 0.018 | 0.023 | 0.46 | 0.58 | |
| F | 0.037 | 0.045 | 0.94 | 1.14 | |
| G | 0.180 BSC | | 4.58 BSC | | |
| н | 0.034 | 0.040 | 0.87 | 1.01 | |
| J | 0.018 | 0.023 | 0.46 | 0.58 | |
| K | 0.102 | 0.114 | 2.60 | 2.89 | |
| L | 0.090 BSC | | 2.29 BSC | | |
| R | 0.180 | 0.215 | 4.57 | 5.45 | |
| S | 0.025 | 0.040 | 0.63 | 1.01 | |
| U | 0.020 | | 0.51 | | |
| V | 0.035 | 0.050 | 0.89 | 1.27 | |
| z | 0.155 | | 3.93 | | |

STYLE 4: PIN 1. CATHODE

2. ANODE 3. GATE

4. ANODE

SOLDERING FOOTPRINT*



*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and IIII are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other application in which the failure of the SCILLC product create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use persons, and reasonable attorney fees andising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use persons and sensing out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized to applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 61312, Phoenix, Arizona 85082–1312 USA Phone: 480–829–7710 or 800–344–3860 Toll Free USA/Canada Fax: 480–829–7709 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800–282–9855 Toll Free USA/Canada

Japan: ON Semiconductor, Japan Customer Focus Center 2–9–1 Kamimeguro, Meguro–ku, Tokyo, Japan 153–0051 Phone: 81–3–5773–3850 ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative.