Enhanced Class B Serial Transceiver

The 33990 is a serial transceiver designed to provide bi-directional half-duplex communication meeting the automotive SAE Standard J-1850 Class B Data Communication Network Interface specification. It is designed to interface directly to on-board vehicle microcontrollers and serves to transmit and receive data on a single-wire bus at data rates of 10.4 kbps using Variable Pulse Width Modulation (VPWM). The 33990 operates directly from a vehicle's 12 V battery system and functions in a true logic fashion as an I/O interface between the microcontroller's 5.0 V CMOS logic level swings and the required 0 V to 7.0 V waveshaped signal swings of the bus. The bus output driver is short circuit current limited.

Features

- · Designed for SAE J-1850 Class B Data Rates
- Full Operational Bus Dynamics Over a Supply Voltage of 9.0 V to 16 V
- Ambient Operating Temperature of -40°C to 125°C
- Interfaces Directly to Standard 5.0 V CMOS Microcontroller
- BUS Pin Protected Against Shorts to Battery and Ground
- Thermal Shutdown with Hysteresis
- · Voltage Waveshaping of Bus Output Driver
- Internally Reverse Battery Protected
- 40 V Max V_{BAT} Capability
- Pb-Free Packaging Designated by Suffix Code EF

33990

J-1850 SERIAL TRANSCEIVER



D SUFFIX EF SUFFIX (PB-FREE) 98ASB42564B 8-PIN SOICN

ORDERING INFORMATION				
Device Temperature Range (T _A)		Package		
MC33990D/DR2	-40°C to 125°C	8 SOICNN		
MCZ33990EF/R2	-40 C to 125 C	o SOICININ		





Figure 1. 33990 Simplified Application Diagram

^{*} This document contains certain information on a new product. Specifications and information herein are subject to change without notice.





INTERNAL BLOCK DIAGRAM



Note This device contains approximately 400 active transistors and 250 gates.

Figure 2. 33990 Simplified Internal Block Diagram

PIN CONNECTIONS




Figure 3. 33990 Pin Connections

Table 1. 33990 Pin Definitions

Pin Number	Pin Name	Definition
1	SLEEP	Enables the transceiver when Logic 1 and disables the transceiver when Logic 0.
2	GND	Device ground pin.
3	LOAD	Accommodates an external pull-down resistor to ground to provide loss of ground protection.
4	BUS	Waveshaped SAE Standard J-1850 Class B transmitter output and receiver input.
5	VBAT	Provides device operating input power.
6	4X/LOOP	Tristate input mode control; Logic 0 = normal waveshaping, Logic 1 = waveshaping disabled for 4X transmitting, high impedance = loopback mode.
7	TX	Serial data input (DI) from the microcontroller to be transmitted onto Bus.
8	RX	Bus received serial data output (DO) sent to the microcontroller.

ELECTRICAL CHARACTERISTICS

MAXIMUM RATINGS

Table 2. Maximum Ratings

All voltages are with respect to ground unless otherwise noted.

Rating	Symbol	Value	Unit
VBAT DC Supply Voltage (1)	V _{BAT}	-16 to 40	V
Input I/O Pins (2)	V _{I/O(CPU)}	-0.3 to 7.0	V
BUS and LOAD Outputs	V _{BUS}	-2.0 to 16	V
ESD Voltage			V
Human Body Model (3)	V _{ESD1}	±2000	
Machine Model (4)	V _{ESD2}	±200	
Storage Temperature	T _{STG}	-65 to 150	°C
Operating Ambient Temperature	T _A	-40 to 125	°C
Operating Junction Temperature	TJ	-40 to 150	°C
Peak Package Reflow Temperature During Reflow (5), (6)	T _{PPRT}	Note 6.	°C
Thermal Resistance (Junction-to-Ambient)	$R_{ heta J-A}$	180	°C/W

Notes

- 1. An external series diode must be used to provide reverse battery protection of the device.
- 2. SLEEP, TX, RX, and 4X/LOOP are normally connected to a microcontroller.
- 3. ESD1 testing is performed in accordance with the Human Body Model (C_{ZAP} =100 pF, R_{ZAP} =1500 Ω).
- 4. ESD2 testing is performed in accordance with the Machine Model (C_{ZAP} =200 pF, R_{ZAP} =0 Ω).
- 5. Pin soldering temperature limit is for 10 seconds maximum duration. Not designed for immersion soldering. Exceeding these limits may cause malfunction or permanent damage to the device.
- Freescale's Package Reflow capability meets Pb-free requirements for JEDEC standard J-STD-020C. For Peak Package Reflow Temperature and Moisture Sensitivity Levels (MSL),
 - Go to www.freescale.com, search by part number [e.g. remove prefixes/suffixes and enter the core ID to view all orderable parts. (i.e. MC33xxxD enter 33xxx), and review parametrics.

STATIC ELECTRICAL CHARACTERISTICS

Table 3. Static Electrical Characteristics

Characteristics noted under conditions of 7.0 V \leq V_{BAT} \leq 16 V, -40°C \leq T_A \leq 125°C, $\overline{\text{SLEEP}}$ = 5.0 V unless otherwise noted. Typical values reflect the parameter's approximate midpoint average value with V_{BAT} = 13 V, T_A = 25°C. All positive currents are into the pin. All negative currents are out of the pin.

Characteristic	Symbol	Min	Тур	Max	Unit
POWER CONSUMPTION					
Operational Battery Current (RMS with Tx = 7.812 kHz Square Wave)					mA
BUS Load = 1380 Ω to GND, 3.6 nF to GND	I _{BAT(OP1)}	_	3.0	11.5	
BUS Load = 257 Ω to GND, 20.2 nF to GND	I _{BAT (OP2)}	-	22.4	32	
Battery Bus Low Input Current					mA
After SLEEP Toggle Low to High; Prior to Tx Toggling	I _{BAT(BUS L1)}	-	1.1	3.0	
After Tx Toggle High to Low	I _{BAT(BUS L2)}	_	6.4	8.5	
Sleep State Battery Current	I _{BAT(SLEEP)}				μA
V _{SLEEP} = 0 V	,	_	38.2	65	
BUS					
BUS Input Receiver Threshold (7)					V
Threshold High (Bus Increasing until $Rx \ge 3.0 \text{ V}$)	V _{BUS(IH)}	4.25	3.9	_	
Threshold Low (Bus Decreasing until Rx ≤ 3.0 V)	V _{BUS(IL)}	-	3.7	3.5	
Threshold in Sleep State (SLEEP = 0 V)	BUS _{TH(SLEEP)}	2.4	3.0	3.4	
Hysteresis ($V_{BUS(IH)} - V_{BUS(IL)}$, $\overline{SLEEP} = 0 \text{ V}$)	V _{BUS(HYST)}	0.1	0.2	0.6	
BUS-Out Voltage (Tx = 5.0 V, 257 $\Omega \le R_{BUS(L)}$ to GND \le 1380 Ω)					V
$8.2 \text{ V} \le \text{V}_{BAT} \le 16 \text{ V}$	V _{BUS(OUT1)}	6.25	6.9	8.0	
$4.25 \text{ V} \le \text{V}_{BAT} \le 8.2 \text{ V}$	V _{BUS(OUT2)}	V _{BAT} - 1.6	-	V_{BAT}	
Tx = 0 V	V _{BUS(OUT3)}	-	0.27	0.7	
BUS Short Circuit Output Current	I _{BUS(SHORT)}				mA
$Tx = 5.0 \text{ V}, -2.0 \text{ V} \le V_{BUS} \le 4.8 \text{ V}$,	60	129	170	
BUS Leakage Current					mA
-2.0 V \leq V _{BUS} \leq 0 V (\geq 2.0 ms after Tx Falls to 0 V)	I _{BUS(LEAK1)}	-0.5	-0.055	0.5	
0 V ≤ V _{BUS} ≤ V _{BAT}	I _{BUS(LEAK2)}	-0.5	0.5	1.0	
$0 \text{ V} \leq \text{V}_{BUS} \leq 8.0 \text{ V}$	I _{BUS} (LEAK3)	_	0.25	0.5	
BUS Thermal Shutdown ⁽⁸⁾ (Tx = 5.0 V, I _{BUS} = -0.1 mA)	T _{BUS(LIM)}				°C
Increase Temperature until $V_{BUS} \le 2.5 \text{ V}$	200(2)	150	170	190	
BUS Thermal Shutdown Hysteresis (9)	T _{BUS} (LIMHYS)				°C
T _{BUS(LIM)} - T _{BUS(REEN)}		10	12	15	
LOAD Input Current with Loss of Ground	I _{LOAD(LOG)}				mA
V _{LOAD} = -18 V (see <u>Figure 4</u>)		-1.0	_	0.1	
BUS Input Current with Loss of Ground	I _{BUS(LOG)}				mA
V _{BUS} = -18 V (see <u>Figure 4</u>)		-1.0	_	0.1	

Notes

- 7. Typical threshold value is the approximate actual occurring switch point value with V_{BAT} = 13 V, T_A = 25°C.
- 8. Device characterized but not production tested for thermal shutdown.
- 9. Device characterized but not production tested for thermal shutdown hysteresis.

33990

Table 4. Static Electrical Characteristics (continued)

Characteristics noted under conditions of 7.0 V \leq V_{BAT} \leq 16 V, -40°C \leq T_A \leq 125°C, SLEEP = 5.0 V unless otherwise noted. Typical values reflect the parameter's approximate midpoint average value with V_{BAT} = 13 V, T_A = 25°C. All positive currents are into the pin. All negative currents are out of the pin.

Characteristic	Symbol	Min	Тур	Max	Unit
BUS (CONTINUED)	1		I		1
BUS Input Current with Loss of V _{BAT} $V_{BUS} = 9.0 \text{ V (see } \frac{\text{Figure 5}}{Constant of the Superior of $	I _{BUS(LOB)}	-	_	0.5	mA
LOAD Output $I_L = 6.0 \text{ mA}$	LON	_	0.07	0.2	V
Unpowered LOAD Output $V_{BAT} = 0 \text{ V}, I_L = 6.0 \text{ mA}$	L _{DIO}	0.3	0.67	0.9	V
тх	1		•		· ·
TX Input Voltage $V_{BUS} \leq 3.875 \text{ V}$ $V_{BUS} \geq 3.875 \text{ V}$	V _{Tx(IL)} V _{Tx(IH)}	- 3.5	2.27 2.27	0.8 –	V
TX Input Current $V_{Tx} = 5.0 \text{ V}$ $V_{Tx} = 0 \text{ V}$	I _{Tx(IH)} I _{Tx(IL)}	50 -2.0	120 -0.1	200 2.0	μА
LOOP			·L		
4X/LOOP Input Current V _{4X/LOOP} = 0 V (Normal Mode) V _{4X/LOOP} = 5.0 V (4X Mode) 4X/LOOP Input Threshold (Tx = 4096 Hz square wave) Normal Mode to Loopback Mode Loopback Mode to 4X Mode	I _{4X/LOOP(IL)} I _{4X/LOOP(IH)} V _{4X/LOOP(IL)} V _{4X/LOOP(IH)}	-200 - 1.4 3.2	-95 95 1.6 3.43	- 200 1.8 3.6	μA
RX			I		
RX Output Voltage Low $V_{BUS} = 0 \text{ V}, I_{Rx} = 1.6 \text{ mA}$	V _{Rx(LOW)}	0.01	0.18	0.4	V
RX Output Voltage High $V_{BUS} = 7.0 \text{ V}, I_{Rx} = -200 \mu\text{A}$	V _{Rx(HIGH)}	4.25	4.48	4.75	V
RX Output Current V _{Rx} = High; Short Circuit Protection Limits	I _{Rx}	2.0	5.9	8.0	mA
RX Sleep State Output Voltage $\overline{\text{SLEEP}} = 0 \text{ V}, \ 0 \leq \text{V}_{\text{BUS}} \leq 7.0 \text{ V}$	V _{Rx}	4.25	4.56	4.85	V
SLEEP Input Current V _{SLEEP} = 0 V V _{SLEEP} = 5.0 V	I _{SLEEP(IL)} I _{SLEEP(IH)}	- 1.0	-0.003 9.5	-2.0 20	μА

DYNAMIC ELECTRICAL CHARACTERISTICS

Table 5. Dynamic Electrical Characteristics

Characteristics noted under conditions of 7.0 V \leq V_{BAT} \leq 16 V, -40°C \leq T_A \leq 125°C, $\overline{\text{SLEEP}}$ = 5.0 V unless otherwise noted. Typical values reflect the parameter's approximate midpoint average value with V_{BAT} = 13 V, T_A = 25°C. All positive currents are into the pin. All negative currents are out of the pin.

Characteristic	Symbol	Min	Тур	Max	Unit
BUS	<u> </u>			I	1
BUS Voltage Rise Time $^{(10)}$ (9.0 V \leq V _{BAT} \leq 16 V, Tx = 7.812 kHz Square Wave) (see <u>Figure 6</u>)	t _{rise (BUS)}				μs
BUS Load = 3,300 pF and 1.38 k Ω to GND		9.0	11.15	15	
BUS Load = 16,500 pF and 300 Ω to GND		9.0	11.86	15	
BUS Voltage Fall Time $^{(10)}$ (9.0 V \leq V _{BAT} \leq 16 V, Tx = 7.812 kHz Square Wave) (see Figure 6)	^t fall(BUS)				μs
BUS Load = 3,300 pF and 1.38 k Ω to GND		9.0	10.50	15	
BUS Load = 16,500 pF and 300 Ω to GND		9.0	11.17	15	
Pulse Width Distortion Time (9.0 V \leq V _{BAT} \leq 16 V, Tx = 7.812 kHz Square <i>N</i> ave) (see Figure 7)	t _{pwd} (BUS)				μs
BUS Load = 3,300 pF and 1.38 k Ω to GND		35	62	93	
Propagation Delay	t _{pd} (BUS)				μs
TX Threshold to RX Threshold		-	17.7	25	
х			l	1	"
TX to BUS Delay Time (Tx = 2.5 V to V _{BUS} = 3.875 V) (<u>Figure 8</u>)	t _{TxDelay}				μs
4X Mode		_	2.6	4.0	
Normal Mode		13	17.3	24	
SLEEP to Tx Setup Time (Figure 8)	tSLEEPTxSU	80	40	_	μS
X			I	I	
RX Output Delay Time (TX = 2.5 V to V _{BUS} = 3.875 V) (see <u>Figure 9</u>)					μs
Low-to-Output High	t _{RxDelay/L} H	_	0.11	2.0	
High-to-Output Low	t _{RxDelay/H} L	_	0.38	2.0	
RX Output Transition Time (C _{Rx} = 50 pF to GND, 10% and 90% Points) (see <u>Figure 10</u>)	-				μs
Low-to-Output High	t _{RxTrans/L} H	_	0.34	1.0	
High-to-Output Low	t _{RxTrans/H-L}	_	0.08	1.0	
Rx Output Transition Time $^{(11)}$ ($C_{Rx} = 50 \text{ pF to GND}$, $\overline{\text{SLEEP}} = 0 \text{ V}$, 10% and 90% Points) (see Figure 10)					μs
Low-to-Output High	t _{RxTrans/L} H	_	0.32	5.0	
High-to-Output Low	t _{RxTrans/H-L}	_	0.08	5.0	

Notes

- 10. Typical is the parameter's approximate average value with $V_{BAT} = 13 \text{ V}$, $T_A = 25^{\circ}\text{C}$.
- 11. RX Output Transition Time from a sleep state.

ELECTRICAL PERFORMANCE CURVES

TEST FIGURES




Figure 4. Loss of Ground Test Circuit




Figure 5. Loss of V_{BAT} Test Circuit




Figure 6. BUS Rise and Fall Times




Figure 7. Pulse Width Distortion




Figure 8. SLEEP to Tx Delay Times




Figure 9. BUS-to-Rx Delay Time




Figure 10. Rx Rise and Fall Time

FUNCTIONAL DESCRIPTION

INTRODUCTION

The 33990 is a serial transceiver device designed to meet the SAE Standard J-1850 Class B performance for bidirectional half-duplex communication. The device is packaged in an economical surface-mount SOIC plastic package. An internal block diagram of the device is shown in Figure 2.

The 33990 derives its robustness to temperature and voltage extremes from being built on a SMARTMOS process,

incorporating CMOS logic, bipolar/MOS analog circuitry, and DMOS power FETs. Though the 33990 was principally designed for automotive applications requiring SAE J-1850 Class B standards, it is suited for other serial communication applications. It is parametrically specified over an ambient temperature range of -40°C \leq T_A \leq 125°C and 7.0 V \leq V_{BAT} \leq 16 V supply. The economical 8-pin SOICN surface mount plastic package makes the device a cost-effective solution.

FUNCTIONAL PIN DESCRIPTION

Input Power (VBAT Pin)

This is the only required input power source necessary to operate the 33990. The internal voltage reference of the 33990 will remain fully operational with a minimum of 9.0 V on this pin. Bus transmissions can continue with battery voltages down to 5.0 V. The bus output voltage will follow the battery voltage down and, in doing so, track approximately 1.6 V below the battery voltage. The device will continue to receive and transmit bus data to the microcontroller with battery voltages as low as 4.25 V. The pin can withstand voltages from -16 V to 40 V.

Sleep Input (SLEEP Pin)

This input is used to enable and disable the Class B transmitter. The Class B receiver is always enabled so long as adequate V_{BAT} pin voltage is applied. When the $\overline{\text{SLEEP}}$ pin voltage is 5.0 V, the Class B transmitter is enabled. If this input is logic low, the Class B transmitter will be disabled and less than 65 μA of current will be drawn by the V_{BAT} pin. The pin also provides a 5.0 V reference, internal to the device, used to establish the Rx output level and slew rate times.

Class B Functional Description

The transmitter provides an analog waveshaped 0 V to 7.0 V waveform on the BUS output. It also receives waveforms and transmits a digital level signal back to a logic IC. The transmitter can drive up to 32 secondary Class B transceivers (see Figures 11 and 12). These secondary nodes may be at ground potentials that are ± 2.0 V relative to the control assembly. Waveshaping will only be maintained during 2 of the 4 corners when the 0 to ± 2.0 V ground potential difference condition exists. The 33990 is a secondary node on the Class B bus. Each secondary transceiver has a 470 $\pm 10\%$ pF capacitor on its output for EMI suppression purposes, as well as a 10.6 k Ω $\pm 5\%$ pull-down resistor to ground. The primary node has a 3300 $\pm 10\%$ pF capacitor on its output for EMI suppression, as well as a

1.5 k Ω ±5% pull-down resistor to ground. With more than 26 nodes, there is no primary node (see Figure 13). All nodes will have a 470 ±10% pF capacitor and a 10.6 k Ω ±5% pull-down resistor. No matter how many secondary nodes are on the Class B bus, the RC time constant of the Class B bus is maintained at approximately 5.0 μ s. The minimum and maximum capacitance and resistance on the Class B bus is given by the expressions shown in Table 6.




Figure 11. Minimum Bus Load




Figure 12. Maximum Number of Nodes




Figure 13. Maximum Bus Load

Table 6. Class B Bus Capacitance and Resistance Expressions

Level	Capacitance	Resistance to Ground
Minimum	(3.3 x 0.9) + (0.47 x 0.9) = 3.39 nF	$(1.5 \times 0.95) (10.6 \times 0.95) / 25 = 314 \Omega$
Maximum	(3.3 x 1.1) + 25(0.47 x 1.1) = 16.55 nF	(1.5 x 1.05) (10.6 x 1.05) = 1.38 kΩ

TYPICAL APPLICATIONS

CLASS B MODULE INPUTS

Transmitter Data from the MCU (TX)

The Tx input is a push-pull (N-channel/P-channel FETs) buffer with hysteresis for noise immunity purposes. This pin is a 5.0 V CMOS logic level input from the MCU following a true logic protocol. A logic [0] input drives the BUS output to 0 V (via the external pull-down resistor to ground on each node), while a logic [1] input produces a high voltage at the BUS output. A logic [0] input level is guaranteed when the Tx input pin is an open-circuit by virtue of an internal 40 $\rm k\Omega$ pull-down resistor. No external resistor is required for its operation.

Waveshaping and 4X/Loop

This input is a tristateable input: 0 V = normal waveshaping, 5.0 V = waveshaping is disabled for 4X transmitting, and high impedance = loopback mode of operation. This is a logic level input used to select whether waveshaping for the Class B output is enabled or disabled. A logic [0] enables waveshaping, while a logic [1] disables waveshaping. In the 4X mode, the BUS output rise time is less than 2.0 μs and the fall time is less than 5.0 μs (owing to the external RC pull-down to ground). In the loopback condition, the Tx signal is fed back to the Rx output *after* waveshaping *without* being transmitted onto the BUS. This mode of operation is useful for system diagnostic purposes.

CLASS B MODULE OUTPUTS

Transceiver Output (BUS)

This is the output driver stage that sources current to the bus. Its output follows the waveshaped waveform input. Its output voltage is limited to 6.25 V to 8.0 V under normal battery level conditions. The limited level is controlled by an internal regulator/clamp circuit. Once the battery voltage drops below 9.0 V, the regulator/clamp circuit saturates, causing the bus voltage to track the battery voltage. A 1.5 k Ω ±5% external resistor (as well as any 10.6 k Ω pull-down resistors of any secondary nodes) sinks the current to discharge the capacitors during high-to-low transitions. This sourcing output is short circuit-protected (60 mA to 170 mA) against a short to -2.0 V and sinks less than 1.0 mA when shorted to V_{BAT}. If a short occurs, the overtemperature shutdown circuit protects the source driver of the device. In the event battery power is lost to the assembly, the bus transmitter's output stage will be disabled and the leakage current from the BUS output will not source or sink more than 100 mA of current. The transceiver will operate with a remote ground offset of ±2.0 V, but the lower corners of transmission will not be rounded during this condition.

Receiver Output to the Microcontroller (RX)

This is a 5.0 V CMOS compatible push-pull output used to send received data to the microcontroller. It does not require an external pull-up resistor to be used. The receiver is always enabled and draws less than 65 μA of current from $V_{BAT}.$ The receive threshold is dependent on the state of the $\overline{\text{SLEEP}}$ pin. The initial state of this output is always a logic [0] after supply voltage is applied, but before the $\overline{\text{SLEEP}}$ pin goes to a logic [1] state. The receiver circuitry is able to operate with V_{BAT} voltages as low as 4.25 V and still remains capable of "waking up" the 33990 when remote Class B activity is detected.

When the SLEEP pin is low and message activity occurs on the bus, the receiver passes the bus message through to the microcontroller. The 33990 does not automatically "wake up"

from a sleep state when bus activity occurs: the microcontroller must tell it to do so.

In the Static Electrical Characteristics table, the maximum voltage for Rx is specified as 4.75 V over an operating range of -40°C to 125°C temperature and 7.0 V to 16 V V_{BAT} . This maximum Rx voltage is compatible with the minimum V_{DD} voltage of microcontrollers to prevent the 33990 from sourcing current to the microcontroller's output.

Switched Ground Output (LOAD)

Normally this output is a saturated switch to ground, which pulls down the external resistor between the BUS and LOAD outputs. In the event ground is lost to the assembly, the LOAD output will bias itself "off" and will not leak more than 100 μA of current out of this pin.

Overtemperature Shutdown

If the BUS output becomes shorted to ground for any duration, an overtemperature shutdown circuit "latches off" the output source transistor whenever the die temperature exceeds 150°C to 190°C. The output transistor remains latched off until the Tx input is toggled from a logic [0] to a logic [1]. The rising edge provides the clearing function, provided the locally sensed temperature is 10°C to 15°C below the latch-off temperature trip temperature.

Waveshaping

Waveshaping is incorporated into the 33990 to minimize radiated EMI emissions.

Receiver Protocol

The Class B communication scheme uses a variable pulse width (VPW) protocol. The microcontroller provides the VPW decoding function. Once the receiver detects a transition on Rx, it starts an internal counter. The initial "start of frame" bit is a logic [1] and lasts 200 μ s. For subsequent bits, if there is a bus

transition before 96 μs , one logic state is inferred. If there is a bus transition after 96 μs , the other logic state is inferred. The "end of data" bit is a logic [0] and lasts 200 μs . If there is no activity on the bus for 280 μs to 320 μs following a broadcast message, multiple unit nodes may arbitrate for control of the next message. During an arbitration, after the "start of frame" bit has been transmitted, the secondary node transmitting the most consecutive logic [0] bits will be granted sole transmission access to the bus for that message.

Loss of Assembly Ground Connection

The definition of a loss of assembly ground condition at the device level is that all pins of the 33990, with the exception of BUS and LOAD, see a very low impedance to $V_{\rm BAT}$.

The LOAD pin of the device has an internal transistor switch connected to it that is normally saturated to ground. This pulls the LOAD-side of the external resistor (tied from BUS to LOAD) to ground under normal conditions. The LOAD pin switch is essentially that of an "upside down" FET, which is normally biased "on" so long as module ground is present

and biased "off" when loss-of-ground occurs. When a loss of assembly ground occurs, the load transistor switch is self-biased "off", allowing no more than 100 μA of leakage current to flow in the LOAD pin. During such a loss of assembly ground condition, the BUS and LOAD pins exhibit a high impedance to V_{BAT} ; all other pins will exhibit a low impedance to V_{BAT} . During this condition the BUS pin is prevented from sourcing any current or loading the bus, which would cause a corruption of any data being transmitted on the bus. While a particular assembly is experiencing a loss of ground, all other assembly nodes are permitted to function normally. It should be noted that with other nodes existing on the bus, the bus will always have some minimum/maximum impedance to ground as shown in Table 6, page 11.

Loss of Assembly Battery Connection

The definition of a loss of assembly battery condition at the device level is that the V_{BAT} pin of the 33990 sees an infinite impedance to V_{BAT} , but there is some undefined impedance between these pins and ground.





Figure 14. Typical Application

PACKAGING

PACKAGE DIMENSIONS

For the most current package revision, visit <u>www.freescale.com</u> and perform a keyword search using the "98A" listed below.



TITLE:

BLD SOIC NARROW BODY

CASE NUMBER: 751-07

STANDARD: JEDEC MS-012AA

D SUFFIX EF SUFFIX (PB-FREE) 8-PIN PLASTIC PACKAGE 98ASB42564B

REVISION HISTORY

REVISION	DATE	DESCRIPTION OF CHANGES
2.0	10/2006	Implemented Revision History pageConverted to Freescale format
3.0	11/2006	 Removed Peak Package Reflow Temperature During Reflow (solder reflow) parameter from Maximum Ratings on page 4. Added note with instructions to obtain this information from www.freescale.com.

How to Reach Us:

Home Page:

www.freescale.com

Web Support:

http://www.freescale.com/support

USA/Europe or Locations Not Listed:

Freescale Semiconductor, Inc.
Technical Information Center, EL516
2100 East Elliot Road
Tempe, Arizona 85284
+1-800-521-6274 or +1-480-768-2130
www.freescale.com/support

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor Hong Kong Ltd. Technical Information Center 2 Dai King Street
Tai Po Industrial Estate
Tai Po, N.T., Hong Kong
+800 2666 8080
support.asia@freescale.com

For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center P.O. Box 5405
Denver, Colorado 80217
1-800-441-2447 or 303-675-2140
Fax: 303-675-2150
LDCForFreescaleSemiconductor@hibbertgroup.com

RoHS-compliant and/or Pb-free versions of Freescale products have the functionality and electrical characteristics of their non-RoHS-compliant and/or non-Pb-free counterparts. For further information, see http://www.freescale.com or contact your Freescale sales representative.

For information on Freescale's Environmental Products program, go to http://www.freescale.com/epp.

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale[™] and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc., 2006. All rights reserved.

