

4-Bank×1,048,576-Word×16-Bit SYNCHRONOUS DYNAMIC RAM

DESCRIPTION

The MD56V62160M-xxTA is a 4-Bank 1,048,576-word 16-bit Synchronous dynamic RAM fabricated in LAPIS Semiconductor's silicon-gate CMOS technology. The device operates at 3.3V. The inputs and outputs are LVTTL compatible.

FEATURES

Product Name	MD56V62160M-xxTA
	xx indicates speed rank
Organization	4Bank x 1,048,576Word x 16Bit
Address Size	4,096Row x 256Column
Power Supply VCC (Core)	3.3V±0.3V
Power Supply VCCQ (I/O)	3.3V±0.3V
Interface	LVTTL compatible
Operating Frequency	Max. 143MHz (Speed Rank 7)
Operating Temperature	0 to 70°C
Functions	General-purpose SDRAM command interface
/CAS Latency	Mode register CL setting: 2, 3
Burst Length	Mode register BL setting:1, 2, 4, 8, Full page
Burst Type	Mode register BT setting: Sequential, Interleave
Write Mode	Mode register WM setting: Burst, Single
Refresh	Auto-Refresh: 4,096cycle/64ms(0 to 70°C)
	Self-Refresh
Package	54 pin 400 mil Plastic TSOP(2)
	Cu Frame, Halogen-Free, Pb-Free
	(P-TSOP(2)54-400-0.80-ZK)

PRODUCT FAMILY

VCC	Speed	Family	Output	Max.	Access Time (Max.)		
	rank	- Carriny	Drivability	Frequency	tAC2	tAC3	
	-7	MD56V62160M-7TA	EMRS setting	143MHz	5.4ns	5.4ns	
3.0V to 3.6V	-75	MD56V62160M-75TA	EMRS setting	133MHz	5.4ns	5.4ns	
	-10	MD56V62160M-10TA	EMRS setting	100MHz	6ns	6ns	



PIN CONFIGURATION (TOP VIEW)

		54-Pin Plastic TSOP(II)	
		(K Type)	
г			
V _{cc} 1	\oslash		54 Vss
DQ02	-		53 DQ15
V _{cc} Q3			52 V _{ss} Q
DQ14			51 DQ14
DQ25			50 DQ13
V _{ss} Q6			49 V _{cc} Q
DQ37			48 DQ12
DQ48			47 DQ11
VccQ9			46 V _{ss} Q
DQ510			45 DQ10
DQ6[11			44 DQ9
V _{ss} Q12			43 V _{cc} Q
DQ7 13			42 DQ8
V _{cc} 14			41 V _{ss}
LDQM 15			40 NC
/WE 16			39 UDQM
/CAS 17			38 CLK
/RAS 18			37 CKE
/CS 19			36 NC
A1320			35 A11
A1221			34 A9
A1022			33 A8
A0 23			32 A7
A1 24			31 A6
A2 25			30 A5
A3 26			29 A4
V _{cc} 27			28 V _{SS}

Pin Name	Function	Pin Name	Function
CLK	System Clock	UDQM, LDQM	Data Input / Output Mask
/CS	Chip Select	DQi	Data Input / Output
CKE	Clock Enable	VCC	Power Supply (3.3V)
A0 to A11	Address	VSS	Ground (0V)
A12,A13	Bank Select Address	VCCQ	Data Output Power Supply (3.3V)
/RAS	Row Address Strobe	VSSQ	Data Output Ground (0V)
/CAS	Column Address Strobe	NC	No Connection
/WE	Write Enable		

Note: The same power supply voltage must be provided to every VCC pin .

The same power supply voltage must be provided to every VCCQ pin.

The same GND voltage level must be provided to every VSS pin and VSSQ pin.



PIN DESCRIPTION

CLK	Clock (Input) Fetches all inputs at the "H" edge.
CKE	Clock Enable (Input) Masks system clock to deactivate the subsequent CLK operation. If CKE is deactivated, system clock will be masked so that the subsequent CLK operation is deactivated. CKE should be asserted at least one cycle prior to a new command.
/CS	Chip Select (Input) Disables or enables device operation by asserting or deactivating all inputs except CLK, CKE and UDQM, LDQM.
/RAS	Row Address Strobe (Input) Functionality depends on the combination with other signals. For detail, see the function truth table.
/CAS	Column Address Strobe (Input) Functionality depends on the combination with other signals. For detail, see the function truth table.
/WE	Write Enable (Input) Functionality depends on the combination with other signals. For detail, see the function truth table.
A12,A13 (BA1,BA0)	Bank Address (Input) Slects bank to be activated during row address latch time and selects bank for precharge and read/write during column address latch time.
A0 to A11	Row & column multiplexed. (Input)Row address: RA0 - RA11Column Address: CA0 - CA7
DQ0 to DQ15	3-state Data Bus (Input/Output)
UDQM, LDQM	DQ Mask (Input) Masks the read data of two clocks later when DQM are set "H" at the "H" edge of the clock signal. Masks the write data of the same clock when DQM are set "H" at the "H" edge of the clock signal. UDQM controls DQ8 to DQ15, LDQM controls DQ0 to DQ7.
VCC, VSS	Power Supply (Core), Ground (Core) The same power supply voltage must be provided to every VCC pin. The same GND voltage level must be provided to every VSS pin.
VCCQ, VSSQ	Power Supply (I/O), Ground (I/O) The same power supply voltage must be provided to every VCCQ pin. The same GND voltage level must be provided to every VSSQ pin.
NC	No Connection

ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Voltage on Input/Output Pin Relative to VSS	VIN, VOUT	-0.5 to VCC+0.5	V
VCC Supply Voltage	VCC	-0.5 to 4.6	V
VCCQ Supply Voltage	VCCQ	-0.5 to 4.6	V
Power Dissipation (Ta=25°C)	PD	1000	mW
Short Circuit Output Current	IOS	50	mA
Storage Temperature	Tstg	–55 to 150	°C
Operating Temperature	Topr	0 to 70	°C

Notes: 1. Permanent device damage may occur if Absolute Maximum Ratings are exceeded.

2. Functional operation should be restricted to recommended operating condition.

3. Exposure to higher than recommended voltage for extended periods of time could affect device reliability.

4. The voltages are referenced to VSS.

Recommended Operating Conditions (1/2)

					Ta= 0	to 70°C
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note
Power Supply Voltage (Core)	VCC	3.0	3.3	3.6	V	1,2,3
Power Supply Voltage (I/O)	VCCQ	3.0	3.3	3.6	V	1,2,3
Ground	VSS, VSSQ	0	0	0	V	

Notes: 1. The voltages are referenced to VSS

2. Arrange a capacitor near the power supply terminal to prevent a change in high transitional power supply.

3. Use the power supply which became stable voltage regulations.

Recommended Operating Conditions (2/2)

Ta= 0								
Parameter	Symbol	Min.	Max.	Unit	Note			
Input High Voltage	VIH	2.0	VCC + 0.3	V	1, 2			
Input Low Voltage	VIL	-0.3	0.8	V	1, 3			

Notes: 1. The voltages are referenced to VSS.

2. The input voltage is VCC + 0.5V when the pulse width is less than 20ns (the pulse width is with respect to the point at which VCC is applied).

3. The input voltage is -0.5V when the pulse width is less than 20ns (the pulse width respect to the point at which VSS and VSSQ are applied).

4/43



Pin Capacitance

Ta = 25°C, VCC = VCCQ = 3.3V, f = 1MHz

Parameter	Symbol	Min.	Max.	Unit
Input Capacitance (CLK)	CCLK		4	pF
Input Capacitance (A0 to A13, /RAS, /CAS, /WE, /CS, CKE, UDQM, LDQM)	CIN		5	pF
Input/Output Capacitance (DQ0 to DQ15)	COUT		6.5	pF

DC Characteristics (Input/Output)

Ta = 0 to 70°C VCC = VCCO = 3.3V+0.3V

Symbol	Condition	Min.	Max.	Unit
VOH	IOH = -2mA	2.4		V
VOL	IOL = 2mA		0.4	V
ILI	$0V \leq VIN \leq VCCQ$	-10	10	μA
ILO		-10	10	μA
\ \	VOH VOL ILI ILO	VOHIOH = $-2mA$ VOLIOL = $2mA$ ILI $0V \le VIN \le VCCQ$ ILO—	VOHIOH = $-2mA$ 2.4VOLIOL = $2mA$ —ILI $0V \le VIN \le VCCQ$ -10	VOH IOH = $-2mA$ 2.4 VOL IOL = $2mA$ 0.4 ILI $0V \le VIN \le VCCQ$ -10 10 ILO -10 10

Note: The voltages are referenced to VSS.



DC Characteristics (Power Supply Current)

								١	/CC = \	Ta /CCQ =	=0 to 7 3.3V±(
				Condition		MD56V62160M-xxTA					Unit	Note
Parameter Symbo			Condition		-	7	-7	75	-'	10	Onit	NOIC
		Bank	CKE	Others	Min.	Max.	Min.	Max.	Min.	Max.		
Average Power Supply Current (Operating)	I _{CC1}	One Bank Active	CKE ≥ VIH	t _{CC} = Min. t _{RC} = Min. No Burst		100		90		70	mA	1, 2
Power Supply Current (Standby)	I _{CC2}	All Banks Precharge	CKE ≥ VIH	t _{CC} = Min.	_	40		35		30	mA	3
Average Power Supply Current (Clock Suspension)	I _{CC3S}	4 Banks Active	CKE ≤ V _{IL}	t _{CC} = Min.		4		4		4	mA	2
Average Power Supply Current (Active Standby)	I _{CC3}	One Bank Active	CKE ≥ VIH	t _{CC} = Min.		45		40		35	mA	3
Power Supply Current (Burst)	I _{CC4}	4 Banks Active	CKE ≥ VIH	t _{CC} = Min.		140		130		100	mA	1, 2
Power Supply Current (Auto-Refresh)	I _{CC5}	4 Banks Active	CKE ≥ VIH	t _{CC} = Min. t _{RC} = Min.	—	140		130		100	mA	2
Average Power Supply Current (Self-Refresh)	I _{CC6}	All Banks Precharge	CKE ≤ VIL	t _{CC} = Min.		3		3		3	mA	
Average Power Supply Current (Power Down)	I _{CC7}	All Banks Precharge	CKE ≤ VIL	t _{CC} = Min.		3		3		3	mA	

Notes:1. Measured with outputs open.2. The address and data can be changed once or left unchanged during one cycle.3. The address and data can be changed once or left unchanged during two cycles.



AC Characteristics (1/2)

Ta = 0 to 70°C VCC = VCCQ = 3.3V±0.3V Note1,2

									INC	ote1,2
	MD56V62160M-xxTA									
Parameter		Symbol	ibol -7		-7	5	-1	Unit	Note	
			Min.	Max.	Min.	Max.	Min.	Max.		
Clock Cycle	CL=3	t _{CC3}	7		7.5		10		ns	
Time	CL=2	t _{CC2}	10		10		10		ns	
Access Time	CL=3	t _{AC3}		5.4	—	5.4	—	6	ns	3,4
from Clock	CL=2	t _{AC2}		5.4	—	5.4	—	6	ns	3,4
Clock High Pu Time	ulse	tсн	2		2.5	_	3		ns	4
Clock Low Pu	lse Time	t _{CL}	2		2.5	_	3		ns	4
Input Setup Ti	ime	t _{SI}	1.5		1.5		2		ns	
Input Hold Tin	ne	t _{HI}	0.8	_	0.8	_	1	_	ns	
Output Low Impedance Ti from Clock	me	t _{OLZ}	2		2	_	2		ns	
Output High Impedance Til from Clock	me	t _{OHZ}	_	5.4	_	5.4	_	6	ns	
Output Hold fi Clock	rom	tон	2	_	2.5		2.5		ns	3
Random Read Write Cycle T		t _{RC}	60		65	_	70	_	ns	
RAS Precharg	ge Time	t _{RP}	18	_	18	_	20		ns	
RAS Pulse W	idth	t _{RAS}	42	10 ⁵	45	10 ⁵	50	10 ⁵	ns	
/RAS to /CAS Time	Delay	t _{RCD}	16		16		20		ns	
	n / Timo	t _{WR}	2		2		2		Cycle	6
Write Recover	iy nine	WR	14		15		20		ns	0
/RAS to /RAS Active Delay ⊺		t _{RRD}	10	_	15		20		ns	
Refresh Time		t _{REF}		64		64	_	64	ms	5
Power-down I setup Time	Exit	t _{PDE}	t _{SI} +1CLK		t _{SI} +1CLK		tSI+1CLK		ns	
Refresh cycle	Time	t _{RCA}	60		65		70		ns	



AC Characteristics (2/2)

Ta = 0 to 70°C VCC = VCCQ = 3.3V±0.3V Note1.2

						Note1,2
Parameter	Symbol	MD	56V62160M-	ххTA	Unit	Note
Farameter	Symbol	-7	-7.5	-10	Unit	Note
/CAS to /CAS Delay Time (Min.)	ICCD	1	1	1	Cycle	
Clock Disable Time from CKE	ICKE	1	1	1	Cycle	
Data Output High Impedance Time from UDQM, LDQM	I _{DOZ}	2	2	2	Cycle	
Dada Input Mask Time from UDQM, LDQM	IDOD	0	0	0	Cycle	
Data Input Mask Time from Write Command	IDWD	0	0	0	Cycle	
Data Output High Impedance Time from Precharge Command	I _{ROH}	CL	CL	CL	Cycle	
Active Command Input Time from Mode Register Set Command Input (Min.)	I _{MRD}	2	2	2	Cycle	
Write Command Input Time from Output	IOWD	2	2	2	Cycle	

Notes: 1. AC measurements assume that tT = 1ns,.

2. Test condition

Parameter	Test Condition		Unit
Input voltage for AC measurement	2.4 0.4		V
Transition Time for AC measurement	tT = 1		ns
Reference level for timing of input signal (tT≤1ns)	1.4		V
Reference level for timing of input signal (tT>1ns)	VIH Min. VIL Max.		V
Reference level for timing of output signal	1.4		V

- - 4. If tT is longer than 1ns, then the reference level for timing of input signals is V_{IH} and V_{IL}.
 - 5. It is necessary to operate auto-refresh 4,096 cycles within t_{REF} .
 - 6. t_{WR} can be used at one cycle when the clock cycle (t_{CC}) is more than t_{CC} Min. x two cycles.

POWER ON AND INITIALIZE

Power on Sequence

- (1) Turn on the power after you make input a state of NOP, and input a system clock.
- (2) Take a pose of 200 μ s and more with making input a state of NOP after V_{CC} and V_{CCQ} reach it in the regular condition.
- (3) Issue the row precharge all bank command (PALL), and secure the row precharge time (t_{RP}).
- (4) Issue the standard Mode Register Set command (MRS), and secure the mode register set command delay time (t_{MRD}).
- (5). Issue the Extended Mode Register set command (EMRS), and secure the mode register set command delay time (t_{MRD}).
- (6) Issue 2 or more auto-refresh commands (REF), and Secure the refresh cycle time (t_{RCA}).

Note:

- 1. (4), (5) or (6): in no special order.
- 2. (5) can be omitted. When it is omitted, it becomes default settings.
- 3. Carry out an initialization sequence after each input terminal reaches a regulation voltage when other input terminals were the undefined setup input (High-Z) at the CKE= "H" time. And, the undefined setup input period of the CKE= "H" time can't hold data. It becomes more effective than writing data after the initialization sequence.

Mode Register Set Command (MRS)

The mode register stores the data for controlling the various operating modes. It programs the /CAS latency, burst type, burst length and write mode. The default value of the mode register is not defined, therefore the mode register must be written after power up to operate the SDRAM. The mode register is written by mode register set command MRS. The state of address pins A0 to A11 and BA1(A12), BA0(A13) in the same cycle as MRS is the data written in the mode register. Refer to the table for specific codes for various /CAS latencies, burst type, burst length and write mode.

MRS					
CLK		-n			
CKE	Н	Х			
/CS		L			
/RAS	Х	L			
/CAS	(Idle)	L			
/WE		L			
BA1(A12)	Х	0			
BA0(A13)	Х	0			
A0 to A11	Х	v			
V: The value of mode register set					

V: The value of mode register set

_....

Extended Mode Register Set Command (EMRS)

The extended mode register stores the data for controlling output driver strength. The default value of the extended mode register is defined. Therefore the mode register must be written after power up to operate the SDRAM. The extended mode register is written by extended mode register set command EMRS. The state of address pins A13 to A0 in the same cycle as EMRS is the data written in the extended mode register. Refer to the table for specific codes for various self-Refresh operations.

<u>EMRS</u>		
CLK	n-1	ج ا
CKE	Н	Х
/CS		L
/RAS	Х	L
/CAS	(Idle)	L
/WE		L
BA1(A12)	Х	1
BA0(A13)	Х	0
A11~A0	Х	v

V: The value of extended mode register set

Wri	Write Burst Mode		/CAS Latency		E	Burst Type			В	urst Length		
A9	WM	A6	A5	A4	CL	A3	BT	A2	A1	A0	BT = 0	BT = 1
0	Burst	0	0	0	Reserved	0	Sequential	0	0	0	1	1
1	Single	0	0	1	Reserved	1	Interleave	0	0	1	2	2
		0	1	0	2			0	1	0	4	4
		0	1	1	3			0	1	1	8	8
		1	0	0	Reserved			1	0	0	Reserved	Reserved
		1	0	1	Reserved			1	0	1	Reserved	Reserved
		1	1	0	Reserved			1	1	0	Reserved	Reserved
		1	1	1	Reserved			1	1	1	Full Page	Reserved

Mode Register Field Table To Program Mode

Notes: 1. It is intended for all family products.

2. A12 and A13 should stay "0" during mode set cycle.

3. A7, A8, A10 and A11 should stay "0" during mode set cycle.

4. Don't set address keys of "Reserved".

Extended Mode Register Set Address Keys

	Output Driver Strength				
A6	A5 DS				
0	0	Full (Default)			
0	1 1/2				
1	0 Reserved				
1	1	1/4			


Notes: 1. A12 should stay "1" and A13 should stay "0" during mode set cycle. 2. A0, A1, A2, A3, A4, A7, A8, A9, A10 and A11 should stay "0" during mode set cycle.

3. Don't set address keys of "Reserved".


4. If don't set EMRS, DS is set to default (Full).





Output Driver Characteristics



Output Driver Strength=1/2









Burst Mode

Burst operation is the operation to continuously increase a column address inputted during read or write command. The upper bits select a column address block,

				Ac	cess order in column address l	olock	
		Start Address			Burst Type		
		(Lower bit)	BT=Sequential	BT=Interleave	
				A0			
	BL=2			0	0, 1	0, 1	
			r	1	1, 0	1, 0	
			A1	A0			
			0	0	0, 1, 2, 3	0, 1, 2, 3	
	BL=4		0	1	1, 2, 3, 0	1, 0, 3, 2	
			1	0	2, 3, 0, 1	2, 3, 0, 1	
			1	1	3, 0, 1, 2	3, 2, 1, 0	
£	BL=8	A2	A1	A0			
engi		0	0	0	0, 1, 2, 3, 4, 5, 6, 7	0, 1, 2, 3, 4, 5, 6, 7	
Burst Length		0	0	1	1, 2, 3, 4, 5, 6, 7, 0	1, 0, 3, 2, 5, 4, 7, 6	
Bur		0	1	0	2, 3, 4, 5, 6, 7, 0, 1	2, 3, 0, 1, 6, 7, 4, 5	
		0	1	1	3, 4, 5, 6, 7, 0, 1, 2	3, 2, 1, 0, 7, 6, 5, 4	
		1	0	0	4, 5, 6, 7, 0, 1, 2, 3	4, 5, 6, 7, 0, 1, 2, 3	
		1	0	1	5, 6, 7, 0, 1, 2, 3, 4	5, 4, 7, 6, 1, 0, 3, 2	
		1	1	0	6, 7, 0, 1, 2, 3, 4, 5	6, 7, 4, 5, 2, 3, 0, 1	
		1	1	1	7, 0, 1, 2, 3, 4, 5, 6	7, 6, 5, 4, 3, 2, 1, 0	
			A0 to A7				
	BL=Full Page		0		0, 1 255		
	(256)		Yn		Yn, Yn+1 255, 0 Yn-1	Non Support	



READ / WRITE OPERATION

Bank

Activate

This SDRAM is organized as four independent banks of 1,048,576 words x 16 bits memory arrays. The A12 and A13 input is latched at the time of assertion of /RAS and /CAS to select the bank to be used for operation. The bank address A12 and A13 is latched at bank active, read, write, mode register set and precharge operations.

The bank activate command is used to select a random row in an idle bank. By asserting low on /RAS and /CS with desired row and bank address, a row access is initiated. The read or write operation can occur after a time

PRF

delay of tRCD(Min.) from the time of bank activation.

E	Bank Address					
	A12	A13	Bank			
	0	0	А			
	0	1	В			
	1	0	С			
	1	1	D			

<u>ACT</u>		
CLK	n-1	l₄ _] c
CKE	Н	Х
/CS		L
/RAS	Х	L
/CAS	(Idle)	Н
/WE		Н
A12,A13	Х	BA
A0 to A11	Х	RA

BA: Bank Address RA: Row Address (Page)

Precharge

The precharge operation is performed on an active bank by precharge command (PRE) with valid A12 and A13 of the bank to be precharged. The precharge command can be asserted anytime after tRAS(Min.) is satisfied from the bank active command in the desired bank. All bank can precharged at the same time by using precharge all command (PALL). Asserting low on /CS, /RAS and /WE with high on A10

CLK	n-1	_∎ L
CKE	Н	Х
/CS		L
/RAS	Х	L
/CAS	(Page Open)	Н
/WE		L
A12,A13	Х	BA
A10	Х	0
A0 to A9, A11	Х	Х

PALL		
CLK		l <mark>-</mark>] e
CKE	Н	Х
/CS		L
/RAS	X (Page Open)	L
/CAS		н
/WE	epen)	L
A12,A13	Х	Х
A10	Х	1
A0 to A9, A11	Х	Х

BA: Bank Address

after all banks have satisfied tRAS(Min.) requirement, performs precharge on al banks. At the end of tRP after performing precharge to all banks, all banks are in idle state.



Write / Write with Auto-Precharge

The write command is used to write data into the SDRAM on consecutive clock cycles in adjacent address depending on burst length and burst sequence. By asserting low on /CS, /CAS and /WE with valid column address, a write burst is initiated. The data inputs are provided for the initial address in the same clock cycle as the burst write command. The input buffer is deselected at the end of the burst length, even through the internal writing can be completed yet. The writing can be completed by issuing a burst read and DQM for blocking data inputs or burst write in the same or another active bank. The burst stop command is valid at every burst length.


<u>WRT</u>		
CLK	 n-1	l ■n
CKE	Н	Х
/CS	X	L
/RAS	X	н
/CAS	(Page Open)	L
/WE	Open)	L
A12, A13	Х	BA
A10	Х	0
A8,A9, A11	Х	Х
A0 to A7	Х	CA
DQ	Х	D-in


n-1	l <mark>₄</mark> ⊣≃
Н	Х
X	L
	Н
, O	L
Open)	L
Х	BA
Х	1
Х	Х
Х	CA
Х	D-in
	H X (Page Open) X X X X X

BA: Bank Address CA: Column Address D-in: Data inputs

BA: Bank Address CA: Column Address D-in: Data inputs

Write Cycle







Read / Read with Auto-Precharge

The read command is used to access burst of data on consecutive clock cycles from an active row in an active bank. The read command is issued by asserting low on /CS and /CAS with /WE being high on the positive edge of the clock. The bank must be active for at least tRCD(Min.) before the read command is issued. The first output appears in /CAS latency number of clock cycles after the issue of read command. The burst length, burst sequence and latency from the read command are determined by the mode register that is already programmed.


<u>RD</u>										
CLK	 n-1	l∎ _n								
CKE	Н	Х								
/CS	X	L								
/RAS	Х	Н								
/CAS	(Page Open)	L								
/WE	openy	Н								
A12, A13	Х	BA								
A10	Х	0								
A11, A9, A8	Х	Х								
A0 to A7	Х	СА								
DQ	Х	Х								
BA · Bank Addr	BA Bank Address									

BA: Bank Address

CA: Column Address

<u>RDA</u>		
CLK	n-1	l₄ _] c
CKE	Н	Х
/CS	X	L
/RAS	Х	Н
/CAS	(Page Open)	L
/WE	open)	Н
A12, A13	Х	BA
A10	Х	1
A11, A9, A8	Х	Х
A0 to A7	Х	СА
DQ	Х	Х


BA: Bank Address CA: Column Address





Write / Write interrupt

When a new write command is issued to same bank during write cycle or another active bank, current burst write is terminated and new burst write start. When a new write command is issued to another bank during a write with auto-precharge cycle, current burst is terminated and a new write command start. Then, current bank is precharged after specified time. Don't issue a new write command to same bank during write with auto-precharge cycle.




Write / Write interrupt cycle



Read / Read interrupt

When a new read command is issued to same bank during read cycle or another active bank, current burst read is terminated after the cycle same as /CAS latency and new burst read start. When a new read command is issued to another bank during a read with auto-precharge cycle, current burst is terminated after the cycle same as /CAS latency and a new read command start. Then, current bank is precharged after specified time. Don't issue a new read command to same bank during read with auto-precharge cycle.




Read / Read interrupt cycle



Write / Read interrupt

When a new read command is issued to same bank during write cycle or another active bank, current burst write is terminated and new burst read start. When a new read command is issued to another bank during a write with auto-precharge cycle, current burst is terminated and a new read command start. Then, current bank is precharged after specified time. Don't issue a new read command to same bank during write with auto-precharge cycle. DQ must be High-Z till 1 or more clock from first read data.

Write / Read interrupt cycle






Read / Write interrupt

When a new write command is issued to same bank during read cycle or another active bank, current burst read is terminated and new burst write start. When a new write command is issued to another bank during a read with auto-precharge cycle, current burst is terminated and a new write command start. Then, current bank is precharged after specified time. Don't issue a new write command to same bank during read with auto-precharge cycle. DQ must be High-Z till 1 or more clock from new write command. Therefore, DQM must be high till 3 clocks from new write command.

Read / Write interrupt cycle







Burst Stop

When a burst stop command is issued during read cycle, current burst read is terminated. The DQ is to High-Z after the cycle same as /CAS latency and page keep open. When a burst stop command is issued during write cycle, current burst write is terminated. The input data is ignored after burst stop command. Don't issue burst stop command during read with auto-precharge cycle or write with auto-precharge cycle.

<u>BST</u>		
CLK		_n _n
CKE	Н	Х
/CS		L
/RAS	Х	н
/CAS	(Burst)	Н
/WE		L
A12, A13	Х	Х
A0 to A11	Х	Х






Read / Burst Stop cycle



Precharge Break

When a precharge command is issued to the same bank during read cycle or precharge all command is issued, current burst read is terminated and DQ is to High-Z after the cycle same as /CAS latency. The objected bank is precharged. When a precharge command is issued to the same bank during write cycle or precharge all command is issued, current burst write is terminated and the objected bank is precharged. The input data after precharge command is ignored.

Read / Precharge Break cycle






DQM Function

DQM masks input / output data at every byte. UDQM controls DQ8 to DQ15 and LDQM controls DQ0 to DQ7. During read cycle, DQM mask output data after 2 clocks. During write cycle, DQM mask input data at same clock.


Read / DQM Function





Clock Suspend

The read / write operation can be stopped by CKE temporarily. When CKE is set low, the next clock is ignored. When CKE is set low during read cycle, the burst read is stopped temporarily and the current output data is kept. When CKE is set high, burst read is resumed. When CKE is set low during write cycle, the burst write is stopped temporarily. When CKE is set high, burst write is resumed.



Read / Clock Suspend




REFRESH

The data of memory cells are maintained by refresh operation. The refresh operation is to activate all row addresses within a refresh time. The method that row addresses are activated by activate and precharge command is called /RAS only refresh cycle. This method needs to input row address with activate command. But, auto-refresh and self refresh don't need to input address. Because, row addresses are generated in SDRAM automatically.

Auto Refresh

All memory area is refreshed by 4,096 times refresh command REF. The refresh command REF can be entered only when all the banks are in an idle state. SDRAM is in idle state after refresh cycle time tRCA.

<u>REF</u>		
CLK	n-1	n
CKE	Н	н
/CS		L
/RAS	Х	L
/CAS	(Idle)	L
/WE		Н
A12, A13	Х	Х
A0 to A11	Х	Х




Intensive Refresh

4,096 times refresh command can be entered every refresh time t_{REF} .

CLK	ากกกระการกร				ļſ
State	Read or Write	Auto Refresh	Read or Write	Auto Refresh]
	tREF=64ms	REF x 4,096	tREF=64ms	REF x 4,096	; ; ; ;

Dispersed Refresh

Refresh command can be entered every 15.6µs (tREF 64ms / 4,096 cycles).






Self Refresh

When read or write is not operated in the long period, self refresh can reduce power consumption for refresh operation. Refresh operation is controlled automatically by refresh timer and row address counter during self refresh mode. All signals except CKE are ignored and data bus DQ is set High-Z during self refresh mode.

When CKE is set to high level, self refresh mode is finished. Then, CLK must be operated before 1 clock or more. And, maintain NOP condition within a period of tRCA(Min.) after CKE is set to be high level.

<u>SREF</u>		
CLK	n-1	ام م
CKE	Н	L
/CS		L
/RAS	Х	L
/CAS	(Idle)	L
/WE		Н
A12, A13	Х	Х
A0 to A11	Х	Х

Self Refresh Cycle




Notes : 1. When intensive refresh is used, 4,096 times refresh must be issued before and after the self refresh.



Power Down

SDRAM can be set to low power consumption condition with CKE function. CKE is reflected at 1 clocks later regardless /CAS latency. When CKE is set to low level, SDRAM go into power down mode. All signals except CKE are ignored and DQ is set to High impedance in this state. When CKE is set to high level, SDRAM exit power down mode. Then, Clock must be resumed before 1 or more clocks.


Power Down



Signal Condition in Power Down Mode

Signal	Input to SDRAM	Output from SDRAM
CLK	Don't Care	—
CKE	"L" level	—
/CS,/RAS, /CAS, /WE	Don't Care	—
A0 to A11, A12, A13	Don't Care	—
DQ0 to DQ15	Don't Care	High-Z
UDQM,LDQM	Don't Care	—
VCC,VCCQ,VSS,VSSQ	Power Supply	







Current State * ¹	/CS	/RAS	/CAS	/WE	ADDR	Command	Action	
Idle	Н	Х	Х	Х	X NOP		NOP	
	L	Н	Н	Х	X NOP/BST		NOP	
	L	Н	L	Н	BA, CA, A10	RD/RDA	ILLEGAL *2	
	L	Н	L	L	BA, CA, A10	WRT/WRTA	ILLEGAL *2	
	L	L	Н	Н	BA, RA	ACT	Row Active	
	L	L	Н	L	BA, A10	PRE/PALL	NOP *3	
	L	L	L	Н	Х	REF	Auto-Refresh or Self-Refresh *4	
	L	L	L	L	V, A12=0, A13=0	MRS	Mode Register Set *4	
	L	L	L	L	V, A12=1, A13=0	EMRS	Extended Mode Register Set ^{*4}	
Row	Н	Х	Х	Х	Х	NOP	NOP	
Active	L	Н	Н	Х	Х	NOP/BST	NOP	
	L	Н	L	Н	BA, CA, A10	RD/RDA	Read	
	L	Н	L	L	BA, CA, A10	WRT/WRTA	Write	
	L	L	Н	H	BA, RA	ACT	ILLEGAL *6	
	L	L	Н	L	BA, A10	PRE/PALL	Precharge	
	L	L	L	H	Х	REF	ILLEGAL	
	L	L	L	L	Х	MRS/EMRS	ILLEGAL	
Read	Н	Х	Х	Х	Х	NOP	Continue Row Active after Burst ends	
	L	Н	Н	Н	Х	NOP	Continue Row Active after Burst ends	
	L	Н	Н	L	Х	BST	Term Burst → Row Active	
	L	Н	L	Н	BA, CA, A10	RD/RDA	Term Burst, start new Burst Read	
	L	Н	L	L	BA, CA, A10	WRT/WRTA	Term Burst, start new Burst Write	
	L	L	Н	Н	BA, RA	ACT	ILLEGAL *6	
	L	L	Н	L	BA, A10	PRE/PALL	Term Burst, execute Row Precharge	
	L	L	L	Н	Х	REF	ILLEGAL	
	L	L	L	L	Х	MRS/EMRS	ILLEGAL	
Write	Н	Х	Х	Х	Х	Х	Continue Row Active after Burst ends	
	L	Н	Н	Н	Х	Х	Continue Row Active after Burst ends	
	L	Н	Н	L	Х	Х	Term Burst → Row Active	
	L	Н	L	Н	BA, CA, A10	CA, A10	Term Burst, start new Burst Read	
	L	Н	L	L	BA, CA, A10	CA, A10	Term Burst, start new Burst Write	
	L	L	Н	Н	BA, RA	RA	ILLEGAL *6	
	L	L	Н	L	BA, A10	A10	Term Burst, execute Row Precharge	
	L	L	L	Н	Х	REF	ILLEGAL	
	L	L	L	L	Х	MRS/EMRS	ILLEGAL	

FUNCTION TRUTH TABLE (Table 1) (1/3)



Current	/CS	/RAS	/CAS	/WE	ADDR	Command	Action
State ^{*1} Read with	Н	Х	х	Х	X NOP		Continue Burst to End and enter Row Precharge
Auto	L	H	Н	H	X	NOP	Continue Burst to End and enter Row Precharge
Precharge	 L	H	Н	L	X	BST	ILLEGAL
	 L	<u>н</u>	L	H	A BA, CA, A10	RD/RDA	ILLEGAL ¹⁷
		H	L	L		WRT/WRTA	ILLEGAL ¹⁷
	L	L	 Н	 Н	BA, CA, A10 BA, RA	ACT	ILLEGAL *6
							ILLEGAL *8
	L	L	н	L	BA, A10	PRE/PALL	
			L .	H	X	REF	ILLEGAL
	L	L	L	L	X	MRS/EMRS	ILLEGAL
Write with	H	X	X	X	X	NOP	Continue Burst to End and enter Row Precharge
Auto Precharge	L	Н	Н	Н	Х	NOP	Continue Burst to End and enter Row Precharge
Flechalge	L	Н	Н	L	Х	BST	ILLEGAL
	L	Н	L	Н	BA, CA, A10	RD/RDA	ILLEGAL *7
	L	Н	L	L	BA, CA, A10	WRT/WRTA	ILLEGAL *7
	L	L	Н	Н	BA, RA	ACT	ILLEGAL *6
	L	L	Н	L	BA, A10	PRE/PALL	ILLEGAL *8
	L	L	L	Н	X	REF	ILLEGAL
	L	L	L	L	X	MRS/EMRS	ILLEGAL
Precharge	Н	Х	Х	Х	Х	NOP	Idle after t _{RP}
	L	Н	Н	Н	Х	NOP	Idle after t _{RP}
	L	Н	Н	L	Х	BST	ILLEGAL
	L	Н	L	Н	BA, CA, A10	RD/RDA	ILLEGAL *2
	L	Н	L	L	BA, CA, A10	WRT/WRTA	ILLEGAL *2
	L	L	Н	Н	BA, RA	ACT	ILLEGAL *6
	L	L	Н	L	BA, A10	PRE/PALL	ILLEGAL *3
	L	L	L	Н	Х	REF	ILLEGAL
	L	L	L	L	Х	MRS/EMRS	ILLEGAL
Write	Н	Х	Х	Х	Х	NOP	Row Active after t _{WR}
Recovery	L	Н	Н	Н	Х	NOP	Row Active after t _{WR}
3	L	Н	Н	L	Х	BST	ILLEGAL
	L	Н	L	Н	BA, CA, A10	RD/RDA	ILLEGAL ^{*2}
	L	Н	L	L	BA, CA, A10	WRT/WRTA	ILLEGAL ^{*2}
	L	L	Н	Н	BA, RA	ACT	ILLEGAL ^{*6}
	L	L	Н	L	BA, A10	PRE/PALL	ILLEGAL *8
	L	L	L	Н	Х	REF	ILLEGAL
	L	L	L	L	Х	MRS/EMRS	ILLEGAL

FUNCTION TRUTH TABLE (Table 1) (2/3)



Current				(1401			
State ^{*1}	/CS	/RAS	/CAS	/WE	ADDR	Command	Action
Write	Н	Х	Х	Х	X NOP e		enter Row Precharge after tWR
Recovery	L	Н	Н	Н	Х	NOP	enter Row Precharge after tWR
in Auto	L	Н	Н	L	Х	BST	ILLEGAL
Precharge	L	Н	L	Н	BA, CA, A10	RD/RDA	ILLEGAL *7
	L	Н	L	L	BA, CA, A10	WRT/WRTA	ILLEGAL *7
	L	L	Н	Н	BA, RA	ACT	ILLEGAL *6
	L	L	Н	L	BA, A10	PRE/PALL	ILLEGAL *8
	L	L	L	Н	Х	REF	ILLEGAL
	L	L	L	L	Х	MRS/EMRS	ILLEGAL
Auto	Н	Х	Х	Х	Х	NOP	Idle after t _{RCA}
Refresh	L	Н	Н	Н	Х	NOP	Idle after t _{RCA}
	L	Н	Н	L	Х	BST	ILLEGAL
	L	Н	L	Н	BA, CA, A10	RD/RDA	ILLEGAL
	L	Н	L	L	BA, CA, A10	WRT/WRTA	ILLEGAL
	L	L	Н	Н	BA, RA	ACT	ILLEGAL
	L	L	Н	L	BA, A10	PRE/PALL	ILLEGAL
	L	L	L	Н	Х	REF	ILLEGAL
	L	L	L	L	Х	MRS/EMRS	ILLEGAL
Mode	Н	Х	Х	Х	Х	NOP	Idle after tMRD
Register	L	Н	Н	Н	Х	NOP	Idle after tMRD
Access	L	Н	Н	L	Х	BST	ILLEGAL
	L	Н	L	Н	BA, CA, A10	RD/RDA	ILLEGAL
	L	Н	L	L	BA, CA, A10	WRT/WRTA	ILLEGAL
	L	L	н	Н	BA, RA	ACT	ILLEGAL
	L	L	Н	L	BA, A10	PRE/PALL	ILLEGAL
	L	L	L	Н	Х	REF	ILLEGAL
	L	L	L	L	Х	MRS/EMRS	ILLEGAL

FUNCTION TRUTH TABLE (Table 1) (3/3)

ABBREVIATIONS

ADDR = Address RA = Row Address NOP = No OPeration command BA = Bank Address CA = Column Address

V = Value of Mode Register Set

*Notes : 1. All inputs are enabled when CKE is set high for at least 1 cycle prior to the inputs.

- 2. RD/RDA or WRT/WRTA command to same bank is forbidden. But RD/RDA or WRT/WRTA command to activated page in another bank is valid.
- 3. PRE command to another activated bank is valid. PALL command is valid to only activated bank.
- 4. Illegal if any bank is not idle.
- 5. RD/RDA or WRT/WRTA command to activated bank is valid after tRCD(Min.) from ACT command.
- 6. Activate command to the same bank is forbidden. But activate command to another bank in idle state is valid.
- 7. RD/RDA or WRT/WRTA command to same bank is forbidden. But RD/RDA or WRT/WRTA command to activated page in another bank is valid.
- 8. PRE to same bank is forbidden. PRE to another bank must be issued after tRAS(Min.). PALL command is forbidden.
- 9. Write recovery states means a period from last data to the time that tWR(Min.) passed.



FUNCTION TRUTH TABLE for CKE (Table 2)

FUNCTION TRU				<u> </u>	r é			
Current State n-1	CKE n-1	CKE n	/CS n	/RAS n	/CAS n	/WE n	ADDR n	Action
All Banks Idle	H	H	Х	X	X	X	X	Refer to Table 1
(ABI)	Н	L	H	X	X	X	X	Enter Power Down
· · ·	H	L	L	Н	Н	Н	X	Enter Power Down
	H	L	L	H	H	L	X	ILLEGAL
-	H	L	L	н	L	X	X	ILLEGAL
	H	L	L	L	H	H	BA, RA	Enter Active Power Down after Activate
	H	L	L	L	H	L	X	ILLEGAL
	H	L	L	L	L	Н	Х	Enter Self Refresh ^{*2}
	Н	L	L	L	L	L	BA, V	Enter Power Down after MRS
	L	Х	Х	Х	Х	Х	Х	INVALID
Self Refresh	Н	Х	Х	Х	Х	Х	Х	INVALID
	L	Н	Н	Х	Х	Х	Х	Exit Self Refresh → ABI ^{*3}
	L	Н	L	Н	Н	Н	Х	Exit Self Refresh → ABI ^{*3}
	L	Н	L	Н	Н	L	Х	ILLEGAL
	L	Н	L	Н	L	Х	Х	ILLEGAL
	L	Н	L	L	Х	Х	Х	ILLEGAL
	L	L	Х	Х	Х	Х	Х	NOP (Maintain Self Refresh)
Power Down	Н	Х	Х	Х	Х	Х	Х	INVALID
	L	Н	Х	Х	Х	Х	Х	Exit Power Down → ABI ^{*4}
	L	L	Х	Х	Х	Х	Х	NOP (Continue Power Down)
Active Power	Н	Х	Х	Х	Х	Х	Х	INVALID
Down	L	Н	Х	Х	Х	Х	Х	Exit Active Power Down \rightarrow Row Active ^{*4}
	L	L	Х	Х	Х	Х	Х	NOP (Continue Active Power Down)
Row Active	Н	Н	Х	Х	Х	Х	Х	Refer to Table 1
	Н	L	Н	Х	Х	Х	Х	Enter Active Power Down
	Н	L	L	Н	Н	Н	Х	Enter Active Power Down
	Н	L	L	Н	Н	L	Х	ILLEGAL
	Н	L	L	Н	L	Х	Х	Clock Suspension (Refer to Table 1)
	Н	L	L	L	Н	Х	Х	Clock Suspension (Refer to Table 1)
	Н	L	L	L	L	Х	Х	ILLEGAL
	L	Х	Х	Х	Х	Х	Х	INVALID
Any State Other	Н	Н	Х	Х	Х	Х	Х	Refer to Table 1
than Listed	Н	L	Х	Х	Х	Х	Х	Begin Clock Suspend Next Cycle
Above	L	Н	Х	Х	Х	Х	Х	Enable Clock of Next Cycle
		r	Х	Х	Х	Х	Х	Continue Clock Suspension

ABBREVIATIONS

ADDR = Address RA = Row Address V = Value of Mode Register Set BA = Bank Address ABI = All Banks Idle

NOP = No Operation command


*Notes :1. Deep Power Down can be entered only when all the banks are in an idle state.

2. Self Refresh can be entered only when all the banks are in an idle state.

- 3. tRCA must be set after exit self refresh.
- 4. New command is enabled in the next clock.




SIMPLIFIED STATE DIAGRAM






TIMING CHART

Synchronous Characteristics



DQ0 to DQ15 (input).




Power on Sequence


Notes : 1. It is advisable that UDQM and LDQM are set to high for set DQ to high impedance during power on sequence.



Initialization




- Notes : 1. V = Value of mode register, Rx = Row Address, Bx = Bank Address $\square =$ NOP command or High or Low
 - 2. It is advisable that UDQM and LDQM are set to be high level for setting DQ to high impedance during power on sequence.




Mode Register Set cycle

Notes : 1. V = Value of mode register, Rx = Row Address, Bx = Bank Address $\square = NOP \text{ command or High or Low}$







Burst Write Cycle (BL=4, WM=Burst)









Bank Interleave • Write with Auto Precharge Cycle (CL=2, BL=4, WM=Burst)












Burst Read • Single Write Cycle (CL=2, BL=4,WM=Single)
















Notes : 1. Cx = Column Address, Bx = Bank Address


⁼ NOP command or High or Low level, CKE = High level, [] = Invalid Data Input






Byte Read / Byte Write Cycle (CL=2, BL=8, WM=Burst)






Notes : 1. Rx = Row Address, Bx = Bank Address = NOP command or High or Low level, CKE = High level, [] = Invalid Data Input




Self Refresh Cycle







■ PACKAGE DIMENSIONS



Notes for Mounting the Surface Mount Type Package

The surface mount type packages are very susceptible to heat in reflow mounting and humidity absorbed in storage. Therefore, before you perform reflow mounting, contact ROHM's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).



REVISION HISTORY

Document No.	Date	Page		
		Previous Edition	Current Edition	Description
FEDD56V62160MTA-01	July. 14, 2011	-	-	First edition
FEDD56V62160MTA-02	Oct. 7, 2011	-	-	Changed Company-name and LOGO
FEDD56V62160MTA-03	May. 18, 2012	-	-	Deleted the rank 8. Modified some errata.
FEDD56V62160MTA-04	Aug. 21, 2012	7,8	7,8	Editing tWR specification and the note 6 was added.
FEDD56V62160MTA-05	June. 03, 2013	20 23 -	20 23 41	Corrected CKE function at BST chart. Correct the Read / Clock Suspend chart Added package Dimensions
FEDD56V62160MTA-06	Feb. 12, 2014	- 11	- 11	Changed header form and NOTES Writing error correction



<u>NOTES</u>

No copying or reproduction of this document, in part or in whole, is permitted without the consent of LAPIS Semiconductor Co., Ltd.

The content specified herein is subject to change for improvement without notice.

Examples of application circuits, circuit constants and any other information contained herein illustrate the standard usage and operations of the Products. The peripheral conditions must be taken into account when designing circuits for mass production.

Great care was taken in ensuring the accuracy of the information specified in this document. However, should you incur any damage arising from any inaccuracy or misprint of such information, LAPIS Semiconductor shall bear no responsibility for such damage.

The technical information specified herein is intended only to show the typical functions of and examples of application circuits for the Products. LAPIS Semiconductor does not grant you, explicitly or implicitly, any license to use or exercise intellectual property or other rights held by LAPIS Semiconductor and other parties. LAPIS Semiconductor shall bear no responsibility whatsoever for any dispute arising from the use of such technical information.

The Products specified in this document are intended to be used with general-use electronic equipment or devices (such as audio visual equipment, office-automation equipment, communication devices, electronic appliances and amusement devices).

The Products specified in this document are not designed to be radiation tolerant.

While LAPIS Semiconductor always makes efforts to enhance the quality and reliability of its Products, a Product may fail or malfunction for a variety of reasons.

Please be sure to implement in your equipment using the Products safety measures to guard against the possibility of physical injury, fire or any other damage caused in the event of the failure of any Product, such as derating, redundancy, fire control and fail-safe designs. LAPIS Semiconductor shall bear no responsibility whatsoever for your use of any Product outside of the prescribed scope or not in accordance with the instruction manual.

The Products are not designed or manufactured to be used with any equipment, device or system which requires an extremely high level of reliability the failure or malfunction of which may result in a direct threat to human life or create a risk of human injury (such as a medical instrument, transportation equipment, aerospace machinery, nuclear-reactor controller, fuel-controller or other safety device). LAPIS Semiconductor shall bear no responsibility in any way for use of any of the Products for the above special purposes. If a Product is intended to be used for any such special purpose, please contact a ROHM sales representative before purchasing.

If you intend to export or ship overseas any Product or technology specified herein that may be controlled under the Foreign Exchange and the Foreign Trade Law, you will be required to obtain a license or permit under the Law.

Copyright 2011 - 2014 LAPIS Semiconductor Co., Ltd.