

N- Channel 40-V (D-S) MOSFET



GENERAL DESCRIPTION

The ME12N04 is the N-Channel logic enhancement mode power field effect transistors are produced using high cell density, DMOS trench technology. This high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage application such as cellular phone and notebook computer power management and other battery powered circuits where high-side switching, and low in-line power loss are needed in a very small outline surface mount package.

PIN CONFIGURATION

(TO-252-3L)

Top View



FEATURES

- $R_{DS(ON)}=28m\Omega@V_{GS}=10V$ (N-Ch)
- $R_{DS(ON)}=52m\Omega@V_{GS}=4.5V$ (N-Ch)
- Super high density cell design for extremely low $R_{DS(ON)}$
- Exceptional on-resistance and maximum DC current capability

APPLICATIONS

- Power Management in Note book
- Portable Equipment
- Battery Powered System
- DC/DC Converter
- Load Switch
- LCD Display inverter

Ordering Information: ME12N04 (Pb-free)

N-Channel MOSFET

ME12N04-G (Green product-Halogen free)

Absolute Maximum Ratings ($T_c=25^\circ\text{C}$ Unless Otherwise Noted)

Parameter		Symbol	Maximum Ratings	Unit
Drain-Source Voltage		V_{DS}	40	V
Gate-Source Voltage		V_{GS}	± 25	V
Continuous Drain Current*	$T_c=25^\circ\text{C}$	I_D	22	A
	$T_c=70^\circ\text{C}$		18	
Pulsed Drain Current		I_{DM}	80	A
Maximum Power Dissipation	$T_c=25^\circ\text{C}$	P_D	25	W
	$T_c=70^\circ\text{C}$		16	
Operating Junction Temperature		T_J	-55 to 150	$^\circ\text{C}$
Thermal Resistance-Junction to Ambient*		$R_{\theta JA}$	42	$^\circ\text{C/W}$
Thermal Resistance-Junction to Case*		$R_{\theta JC}$	5	$^\circ\text{C/W}$

*The device mounted on 1in² FR4 board with 2 oz copper

N- Channel 40-V (D-S) MOSFET







Electrical Characteristics (T_c =25°C Unless Otherwise Specified)

Symbol	Parameter	Limit	Min	Typ	Max	Unit
STATIC						
V _{(BR)DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V, I _D =250 μ A	40			V
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _D =250 μ A	1	1.9	3	V
I _{GSS}	Gate Leakage Current	V _{DS} =0V, V _{GS} = $\pm$ 25V			$\pm$ 100	nA
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =40V, V _{GS} =0V			1	μ A
		V _{DS} =40V, V _{GS} =0V, T _J =55°C			10	
R _{DS(ON)}	Drain-Source On-State Resistance ^a	V _{GS} =10V, I _D = 12A		22	28	m Ω
		V _{GS} =4.5V, I _D = 6A		40	52	
V _{SD}	Diode Forward Voltage	I _S =1.7A, V _{GS} =0V		0.78	1.2	V
DYNAMIC						
Q _g	Total Gate Charge	V _{DS} =20V, V _{GS} =4.5V, I _D =12A		8		nC
Q _{gs}	Gate-Source Charge			4		
Q _{gd}	Gate-Drain Charge			4		
R _g	Gate Resistance	V _{GS} =0V, V _{DS} =0V, f=1MHz		0.7		Ω
C _{iss}	Input capacitance	V _{DS} =20V, V _{GS} =0V, F=1MHz		560		pF
C _{oss}	Output Capacitance			72		
C _{rss}	Reverse Transfer Capacitance			18		
t _{d(on)}	Turn-On Delay Time	V _{DD} =15V, R _L =15 Ω I _D =1A, V _{GEN} =10V, R _G =6 Ω		11		ns
t _r	Turn-On Rise Time			13		
t _{d(off)}	Turn-Off Delay Time			37		
t _f	Turn-On Fall Time			3.5		

Notes:a. Pulse test; pulse width $\leq$ 300 μ s, duty cycle $\leq$ 2%






b. Matsuki Electric/ Force mos reserves the right to improve product design, functions and reliability without notice.

Typical Characteristics (T_J = 25°C Noted)




N-Channel 40-V (D-S) MOSFET

Typical Characteristics (T_J = 25°C Noted)



TO-252-3L Package Outline



SYMBOL	MIN	MAX
A	2.10	2.50
B	0.40	0.90
C	0.40	0.90
D	5.30	6.30
D1	2.20	2.90
E	6.30	6.75
E1	4.80	5.50
L1	0.90	1.80
L2	0.50	1.10
L3	0.00	0.20
H	8.90	10.40
P	2.30 BSC	