

P-Channel Enhancement MOSFET
GENERAL DESCRIPTION

The ME1303AT3 is the P-Channel logic enhancement mode power field effect transistors are produced using high cell density , DMOS trench technology. This high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage application such as cellular phone and notebook computer power management and other battery powered circuits where high-side switching and low in-line power loss are needed in a very small outline surface mount package.

FEATURES



- -20V/-3.4A,R_{DS(ON)}=95mΩ@V_{GS}=-4.5V
- -20V/-2.4A,R_{DS(ON)}=120mΩ@V_{GS}=-2.5V
- -20V/-1.7A,R_{DS(ON)}=180mΩ@V_{GS}=-1.8V
- Super high density cell design for extremely low R_{DS(ON)}
- Exceptional on-resistance and maximum DC current capability

APPLICATIONS

- Power Management in Note book
- Portable Equipment
- Battery Powered System
- DC/DC Converter
- Load Switch
- DSC
- LCD Display inverter

PIN CONFIGURATION

(SOT-323)


Ordering Information: ME1303AT3 (Pb-free)

ME1303AT3-G (Green product-Halogen free)

Absolute Maximum Ratings (T_A=25°C Unless Otherwise Noted)

Parameter	Symbol	Maximum Ratings	Unit
Drain-Source Voltage	V _{DS}	-20	V
Gate-Source Voltage	V _{GS}	±12	V
Continuous Drain Current	I _D	-2.6	A
		-2.1	
Pulsed Drain Current	I _{DM}	-10	A
Maximum Power Dissipation	P _D	1.0	W
		0.7	
Operating Junction Temperature	T _J	-55 to 150	°C
Thermal Resistance-Junction to Ambient*	R _{θJA}	120	°C/W

* The device mounted on 1in² FR4 board with 2 oz copper


P-Channel Enhancement MOSFET
Electrical Characteristics (TA = 25°C Unless Otherwise Specified)







Symbol	Parameter	Limit	Min	Typ	Max	Unit
STATIC						
V _{(BR)DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V, I _D =-250 μA	-20			V
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _D =-250 μA	-0.3		-0.8	V
I _{GSS}	Gate Leakage Current	V _{DS} =0V, V _{GS} =±12V			±100	nA
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =-20V, V _{GS} =0V			-1	μA
R _{D(S(ON))}	Drain-Source On-Resistance	V _{GS} =-4.5V, I _D = -3.4A		76	95	mΩ
		V _{GS} =-2.5V, I _D = -2.4A		97	120	
		V _{GS} =-1.8V, I _D = -1.7A		140	180	
V _{SD}	Diode Forward Voltage	I _S =-1.5A, V _{GS} =0V		-0.8	-1.2	V
DYNAMIC						
Q _g	Total Gate Charge	V _{DS} =-6V, V _{GS} =-4.5V, I _D =-2.8A		10		nC
Q _{gs}	Gate-Source Charge			2.4		
Q _{gd}	Gate-Drain Charge			2.2		
C _{iss}	Input Capacitance	V _{DS} =-6V, V _{GS} =0V, f=1MHz		1100		pF
C _{oss}	Output Capacitance			200		
C _{rss}	Reverse Transfer Capacitance			40		
t _{d(on)}	Turn-On Delay Time	V _{DD} =-6V, R _L =6Ω I _D =-1.0A, V _{GEN} =-4.5V R _G =6Ω		43		ns
t _r	Turn-On Rise Time			30		
t _{d(off)}	Turn-Off Delay Time			56		
t _f	Turn-Off Fall Time			6.2		

Notes: a. Pulse test; pulse width ≤ 300us, duty cycle≤ 2%





b. Matsuki Electric/ Force mos reserves the right to improve product design, functions and reliability without notice.




Typical Characteristics (T_J = 25°C Noted)



Typical Characteristics ($T_J = 25^\circ\text{C}$ Noted)



SC-70-3L(SOT-323) Package Outline



SYMBOL	MILLIMETERS (mm)	
	MIN	MAX
A	0.80	1.10
A1	0.00	0.10
A2	0.70	1.00
b	0.20	0.40
c	0.08	0.22
D	1.80	2.20
E	1.80	2.45
e	0.65 BSC	
e1	1.30 BSC	
E1	1.10	1.40
L	0.20	0.46
θ	0°	8°

DCC
正式發行