

## P-Channel 20V (D-S) MOSFET

### GENERAL DESCRIPTION

The ME1303S is the P-Channel logic enhancement mode power field effect transistors are produced using high cell density , DMOS trench technology. This high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage application such as cellular phone and notebook computer power management and other battery powered circuits where high-side switching and low in-line power loss are needed in a very small outline surface mount package.



### FEATURES

- $R_{DS(ON)} \leq 95m\Omega @ V_{GS}=-4.5V$
- $R_{DS(ON)} \leq 120m\Omega @ V_{GS}=-2.5V$
- $R_{DS(ON)} \leq 180m\Omega @ V_{GS}=-1.8V$
- Super high density cell design for extremely low  $R_{DS(ON)}$
- Exceptional on-resistance and maximum DC current capability

### APPLICATIONS

- Power Management in Note book
- Portable Equipment
- Load Switch
- DSC

### PIN CONFIGURATION



P-Channel MOSFET

Ordering Information: ME1303S (Pb-free)

ME1303S-G (Green product-Halogen free)

### Absolute Maximum Ratings ( $T_A=25^\circ C$ Unless Otherwise Noted)

Parameter	Symbol	Maximum Ratings	Unit
Drain-Source Voltage	$V_{DS}$	-20	V
Gate-Source Voltage	$V_{GS}$	$\pm 12$	V
Continuous Drain Current*	$I_D$	-2.6	A
		-2.1	
Pulsed Drain Current	$I_{DM}$	-10	A
Maximum Power Dissipation	$P_D$	1	W
		0.7	
Junction and Storage Temperature Range	$T_J, T_{STG}$	-55 to 150	°C
Thermal Resistance-Junction to Ambient*	$R_{\theta JA}$	120	°C/W

\* The device mounted on 1in<sup>2</sup> FR4 board with 2 oz copper



## P-Channel 20V (D-S) MOSFET

Electrical Characteristics ( $T_J = 25^\circ\text{C}$  Unless Otherwise Specified)

Symbol	Parameter	Limit	Min	Typ	Max	Unit
<b>STATIC</b>						
$V_{(\text{BR})\text{DSS}}$	Drain-Source Breakdown Voltage	$V_{\text{GS}}=0\text{V}, I_{\text{D}}=-250 \mu\text{A}$	-20			V
$V_{\text{GS}(\text{th})}$	Gate Threshold Voltage	$V_{\text{DS}}=V_{\text{GS}}, I_{\text{D}}=-250 \mu\text{A}$	-0.4		-0.9	V
$I_{\text{GSS}}$	Gate Leakage Current	$V_{\text{DS}}=0\text{V}, V_{\text{GS}}=\pm 12\text{V}$			$\pm 100$	nA
$I_{\text{DSS}}$	Zero Gate Voltage Drain Current	$V_{\text{DS}}=-20\text{V}, V_{\text{GS}}=0\text{V}$			-1	$\mu\text{A}$
$R_{\text{DS}(\text{ON})}$	Drain-Source On-Resistance	$V_{\text{GS}}=-4.5\text{V}, I_{\text{D}}= -3.4\text{A}$		76	95	$\text{m}\Omega$
		$V_{\text{GS}}=-2.5\text{V}, I_{\text{D}}= -2.4\text{A}$		97	120	
		$V_{\text{GS}}=-1.8\text{V}, I_{\text{D}}= -1.7\text{A}$		140	180	
$V_{\text{SD}}$	Diode Forward Voltage	$I_{\text{S}}=-1.5\text{A}, V_{\text{GS}}=0\text{V}$		-0.8	-1.2	V
<b>DYNAMIC</b>						
$Q_g$	Total Gate Charge	$V_{\text{DS}}=-6\text{V}, V_{\text{GS}}=-4.5\text{V}, I_{\text{D}}=-2.8\text{A}$		10		nC
$Q_{\text{gs}}$	Gate-Source Charge			2.4		
$Q_{\text{gd}}$	Gate-Drain Charge			2.2		
$C_{\text{iss}}$	Input Capacitance	$V_{\text{DS}}=-6\text{V}, V_{\text{GS}}=0\text{V}, f=1\text{MHz}$		1100		pF
$C_{\text{oss}}$	Output Capacitance			200		
$C_{\text{rss}}$	Reverse Transfer Capacitance			40		
$t_{\text{d}(\text{on})}$	Turn-On Delay Time	$V_{\text{DD}}=-15\text{V}, R_{\text{L}}=15\Omega$		32		ns
$t_r$	Turn-On Rise Time			18		
$t_{\text{d}(\text{off})}$	Turn-Off Delay Time			57		
$t_f$	Turn-On Fall Time			4.5		







Notes: a. Pulse test: pulse width  $\leq 300\text{us}$ , duty cycle  $\leq 2\%$ , Guaranteed by design, not subject to production testing.

b. Matsuki Electric/ Force mos reserves the right to improve product design, functions and reliability without notice.







P-Channel 20V (D-S) MOSFET

Typical Characteristics (T<sub>J</sub> = 25°C Noted)




P-Channel 20V (D-S) MOSFET

Typical Characteristics (T<sub>J</sub> = 25°C Noted)



### SOT-23 Package Outline



Symbol	MILLIMETERS	
	MIN	MAX
A	2.8	3.0
B	1.2	1.4
C	0.9	1.1
C1	-	0.1
D	0.3	0.5
G	1.90	REF
J	0.05	0.15
K	0.2	-
S	2.2	2.6

