

**P-Channel 20V (D-S) MOSFET**

**GENERAL DESCRIPTION**

The ME1303S is the P-Channel logic enhancement mode power field effect transistors are produced using high cell density , DMOS trench technology. This high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage application such as cellular phone and notebook computer power management and other battery powered circuits where high-side switching and low in-line power loss are needed in a very small outline surface mount package.



**FEATURES**

- $R_{DS(ON)} \leq 95m\Omega @ V_{GS} = -4.5V$
- $R_{DS(ON)} \leq 120m\Omega @ V_{GS} = -2.5V$
- $R_{DS(ON)} \leq 180m\Omega @ V_{GS} = -1.8V$
- Super high density cell design for extremely low  $R_{DS(ON)}$
- Exceptional on-resistance and maximum DC current capability

**APPLICATIONS**

- Power Management in Note book
- Portable Equipment
- Load Switch
- DSC

**PIN CONFIGURATION**



Ordering Information: ME1303S (Pb-free)

ME1303S-G (Green product-Halogen free)

**Absolute Maximum Ratings (TA=25°C Unless Otherwise Noted)**

Parameter	Symbol	Maximum Ratings	Unit
Drain-Source Voltage	$V_{DS}$	-20	V
Gate-Source Voltage	$V_{GS}$	±12	V
Continuous Drain Current*	$I_D$	$T_A = 25^\circ C$	-2.6
		$T_A = 70^\circ C$	-2.1
Pulsed Drain Current	$I_{DM}$	-10	A
Maximum Power Dissipation	$P_D$	$T_A = 25^\circ C$	1
		$T_A = 70^\circ C$	0.7
Junction and Storage Temperature Range	$T_J, T_{stg}$	-55 to 150	°C
Thermal Resistance-Junction to Ambient*	$R_{\theta JA}$	120	°C/W

\* The device mounted on 1in<sup>2</sup> FR4 board with 2 oz copper



**P-Channel 20V (D-S) MOSFET**
**Electrical Characteristics (T<sub>J</sub> = 25°C Unless Otherwise Specified)**

Symbol	Parameter	Limit	Min	Typ	Max	Unit
<b>STATIC</b>						
V <sub>(BR)DSS</sub>	Drain-Source Breakdown Voltage	V <sub>GS</sub> =0V, I <sub>D</sub> =-250 μA	-20			V
V <sub>GS(th)</sub>	Gate Threshold Voltage	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =-250 μA	-0.4		-0.9	V
I <sub>GSS</sub>	Gate Leakage Current	V <sub>DS</sub> =0V, V <sub>GS</sub> =±12V			±100	nA
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> =-20V, V <sub>GS</sub> =0V			-1	μA
R <sub>DS(ON)</sub>	Drain-Source On-Resistance	V <sub>GS</sub> =-4.5V, I <sub>D</sub> = -3.4A		76	95	mΩ
		V <sub>GS</sub> =-2.5V, I <sub>D</sub> = -2.4A		97	120	
		V <sub>GS</sub> =-1.8V, I <sub>D</sub> = -1.7A		140	180	
V <sub>SD</sub>	Diode Forward Voltage	I <sub>S</sub> =-1.5A, V <sub>GS</sub> =0V		-0.8	-1.2	V
<b>DYNAMIC</b>						
Q <sub>g</sub>	Total Gate Charge	V <sub>DS</sub> =-6V, V <sub>GS</sub> =-4.5V, I <sub>D</sub> =-2.8A		10		nC
Q <sub>gs</sub>	Gate-Source Charge			2.4		
Q <sub>gd</sub>	Gate-Drain Charge			2.2		
C <sub>iss</sub>	Input Capacitance	V <sub>DS</sub> =-6V, V <sub>GS</sub> =0V, f=1MHz		1100		pF
C <sub>oss</sub>	Output Capacitance			200		
C <sub>rss</sub>	Reverse Transfer Capacitance			40		
t <sub>d(on)</sub>	Turn-On Delay Time	V <sub>DD</sub> =-15V, R <sub>L</sub> =15Ω V <sub>GEN</sub> =-10V, R <sub>G</sub> =6Ω		32		ns
t <sub>r</sub>	Turn-On Rise Time			18		
t <sub>d(off)</sub>	Turn-Off Delay Time			57		
t <sub>f</sub>	Turn-On Fall Time			4.5		







Notes: a. Pulse test: pulse width ≤ 300us, duty cycle ≤ 2%, Guaranteed by design, not subject to production testing.

b. Matsuki Electric/ Force mos reserves the right to improve product design, functions and reliability without notice.







**P-Channel 20V (D-S) MOSFET**

**Typical Characteristics (T<sub>J</sub> = 25°C Noted)**






**P-Channel 20V (D-S) MOSFET**

Typical Characteristics (T<sub>J</sub> = 25°C Noted)



### SOT-23 Package Outline



Symbol	MILLIMETERS	
	MIN	MAX
A	2.8	3.0
B	1.2	1.4
C	0.9	1.1
C1	-	0.1
D	0.3	0.5
G	1.90 REF	
J	0.05	0.15
K	0.2	-
S	2.2	2.6

