



P- Channel 100-V (D-S) MOSFET

GENERAL DESCRIPTION

The ME16P10 is the P-Channel logic enhancement mode power field effect transistors are produced using high cell density, DMOS trench technology. This high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage application such as cellular phone and notebook computer power management and other battery powered circuits , and low in-line power loss are needed in a very small outline surface mount package.

PIN CONFIGURATION



FEATURES

- $R_{DS(ON)} \leq 195m\Omega @ V_{GS} = -10V$
- $R_{DS(ON)} \leq 210m\Omega @ V_{GS} = -4.5V$
- Super high density cell design for extremely low $R_{DS(ON)}$
- Exceptional on-resistance and maximum DC current capability

APPLICATIONS

- Power Management in Note book
- DC/DC Converter
- Load Switch
- LCD Display inverter

Ordering Information: ME16P10 (Pb-free)

ME16P10-G (Green product-Halogen free)

Absolute Maximum Ratings (Tc=25°C Unless Otherwise Noted)

Parameter		Symbol	Maximum Ratings	Unit
Drain-Source Voltage		V_{DS}	-100	V
Gate-Source Voltage		V_{GS}	± 20	V
Continuous Drain Current	Tc=25°C	I_D	-11	A
	Tc=70°C		-9	
Pulsed Drain Current		I_{DM}	-44	A
Maximum Power Dissipation	Tc=25°C	P_D	39	W
	Tc=70°C		25	
Operating Junction Temperature		T_J	-55 to 150	°C
Thermal Resistance-Junction to Case*		$R_{\theta JC}$	3.2	°C/W

*The device mounted on 1in² FR4 board with 2 oz copper

DCC
正式發行

P- Channel 100-V (D-S) MOSFET

Electrical Characteristics (Tc =25℃ Unless Otherwise Specified)

Symbol	Parameter	Limit	Min	Typ	Max	Unit
STATIC						
V(BR)DSS	Drain-Source Breakdown Voltage	V _{GS} =0V, I _D =-250 μ A	-100			V
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _D =-250 μ A	-1		-3	V
I _{GSS}	Gate Leakage Current	V _{DS} =0V, V _{GS} = $\pm$ 20V			$\pm$ 100	nA
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =-100V, V _{GS} =0V			-1	μ A
R _{DS(ON)}	Drain-Source On-State Resistance ^a	V _{GS} =-10V, I _D = -3.6A		160	195	m Ω
		V _{GS} =-4.5V, I _D = -3.4A		170	210	
V _{SD}	Diode Forward Voltage	I _S =-2.9A, V _{GS} =0V		-0.8	-1.2	V
DYNAMIC						
Q _g	Total Gate Charge	V _{DS} =-50V, V _{GS} =-10V, I _D =-3.6A		28		nC
Q _g	Total Gate Charge	V _{DS} =-50V, V _{GS} =-4.5V, I _D =-3.6A		14		
Q _{gs}	Gate-Source Charge			5.3		
Q _{gd}	Gate-Drain Charge			5.9		
C _{iss}	Input capacitance	V _{DS} =-15V, V _{GS} =0V, F=1MHz		1290		pF
C _{oss}	Output Capacitance			77		
C _{rss}	Reverse Transfer Capacitance			55		
t _{d(on)}	Turn-On Delay Time	V _{DS} =-50V, R _L =25 Ω V _{GEN} =-10V, R _G =1 Ω		35		ns
t _r	Turn-On Rise Time			12		
t _{d(off)}	Turn-Off Delay Time			58		
t _f	Turn-Off Fall Time			5		







Notes: a. Pulse test: pulse width $\leq$ 300us, duty cycle $\leq$ 2%, Guaranteed by design, not subject to production testing.

b. Matsuki Electric/ Force mos reserves the right to improve product design, functions and reliability without notice.







P-Channel 100-V (D-S) MOSFET

Typical Characteristics (T_J = 25°C Noted)




P- Channel 100-V (D-S) MOSFET

Typical Characteristics (T_J = 25°C Noted)



TO-252 Package Outline



SYMBOL	MIN	MAX
A	2.10	2.50
B	0.40	0.90
C	0.40	0.90
D	5.30	6.30
D1	2.20	2.90
E	6.30	6.75
E1	4.80	5.50
L1	0.90	1.80
L2	0.50	1.10
L3	0.00	0.20
H	8.90	10.40
P	2.30 BSC	

DCC
正式發行