


N- Channel 40V (D-S) MOSFET

GENERAL DESCRIPTION

The ME200N04T is the N-Channel logic enhancement mode power field effect transistors are produced using high cell density, DMOS trench technology. This high density process is especially tailored to minimize on-state resistance.

PIN CONFIGURATION




FEATURES

- $R_{DS(ON)} \leq 3.5m\Omega @ V_{GS}=10V$
- $R_{DS(ON)} \leq 4.7m\Omega @ V_{GS}=5V$
- Super high density cell design for extremely low $R_{DS(ON)}$
- Exceptional on-resistance and maximum DC current capability

APPLICATIONS

- Power Management
- DC/DC Converter
- Load Switch



N-Channel MOSFET

Ordering Information: ME200N04T (Pb-free)

ME200N04T-G (Green product-Halogen free)

Absolute Maximum Ratings (Tc=25°C Unless Otherwise Noted)

Parameter	Symbol	Maximum Ratings	Unit
Drain-Source Voltage	V _{DS}	40	V
Gate-Source Voltage	V _{GS}	±20	V
Continuous Drain Current*	I _D	T _c =25°C	189
		T _c =70°C	158
Pulsed Drain Current	I _{DM}	755	A
Maximum Power Dissipation	P _D	T _c =25°C	231
		T _c =70°C	162
Operating Junction and Storage Temperature Range	T _J , T _{stg}	-55 to 175	°C
Thermal Resistance-Junction to Case**	R _{θJC}	0.65	°C/W

* Calculated continuous current based on maximum allowable junction temperature. Package limitation current is 80A.

** The device mounted on 1in² FR4 board with 2 oz copper.



N- Channel 40V (D-S) MOSFET

Electrical Characteristics (T_c =25°C Unless Otherwise Specified)

Symbol	Parameter	Limit	Min	Typ	Max	Unit
STATIC						
BV _{DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V, I _D =250 μA	40			V
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _D =250 μA	1		3	V
I _{GSS}	Gate-Body Leakage	V _{DS} =0V, V _{GS} =±16V			±100	nA
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =40V, V _{GS} =0V			1	μA
R _{DS(ON)}	Drain-Source On-Resistance*	V _{GS} =10V, I _D =75A		2.5	3.5	mΩ
		V _{GS} =5V, I _D =40A		3.5	4.7	mΩ
V _{SD}	Diode Forward Voltage *	I _S =75A, V _{GS} =0V			1.3	V
DYNAMIC						
Q _g	Total Gate Charge	V _{DD} =32V, V _{GS} =5V, I _D =75A		137		nC
Q _{gs}	Gate-Source Charge			60.8		
Q _{gd}	Gate-Drain Charge			52.6		
R _g	Gate Resistance	V _{DS} =0V, V _{GS} =0V, f=1MHz		3		Ω
C _{iss}	Input Capacitance	V _{DS} =25V, V _{GS} =0V, f=1MHz		15872		pF
C _{oss}	Output Capacitance			1242		
C _{rss}	Reverse Transfer Capacitance			245		
t _{d(on)}	Turn-On Delay Time	V _{GS} =5V, R _L =0.5Ω V _{DD} =20V, R _G =4Ω		170		ns
t _r	Turn-On Rise Time			767		
t _{d(off)}	Turn-Off Delay Time			153		
t _f	Turn-Off Fall Time			95.4		







Notes: a. pulse test: pulse width ≤ 300us, duty cycle ≤ 2%, Guaranteed by design, not subject to production testing.

b. Matsuki Electric/ Force mos reserves the right to improve product design, functions and reliability without notice.







N- Channel 40V (D-S) MOSFET

Typical Characteristics (T_J =25°C Noted)




N- Channel 40V (D-S) MOSFET

Typical Characteristics (T_J =25°C Noted)



TO-220 Package Outline



Symbol	MILLIMETERS (mm)	
	MIN	MAX
A	3.50	4.90
A1	1.00	1.40
A2	2.00	3.00
b	0.70	1.40
c	0.35	0.65
D	14.00	16.50
D1	8.30	9.50
E	9.60	10.70
e	2.54 BSC	
L	12.50	15.00
$\varnothing P$	3.60 TYP	
Q	2.50	3.10
b2	1.10	1.80
L1	2.40	3.20

