

P-Channel 30V (D-S) MOSFET
GENERAL DESCRIPTION

The ME20P03F is the P-Channel logic enhancement mode power field effect transistors are produced using high cell density, DMOS trench technology. This high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage application.

FEATURES

- $R_{DS(ON)} \leq 31.5\text{m}\Omega$ @ $V_{GS}=-10\text{V}$
- $R_{DS(ON)} \leq 44\text{m}\Omega$ @ $V_{GS}=-4.5\text{V}$
- Super high density cell design for extremely low $R_{DS(ON)}$
- Exceptional on-resistance and maximum DC current capability



APPLICATIONS

- Power Management in Note book
- DC/DC Converter
- Load Switch
- LCD Display inverter

PIN CONFIGURATION

(TO-220F)

Top View



P-Channel MOSFET

Ordering Information: ME20P03F (Pb-free)

ME20P03F-G (Green product-Halogen free)

Absolute Maximum Ratings ($T_c=25^\circ\text{C}$ Unless Otherwise Noted)

Parameter	Symbol	Maximum Ratings	Unit
Drain-Source Voltage	V_{DS}	-30	V
Gate-Source Voltage	V_{GS}	± 20	V
Continuous Drain Current	I_D	-29.7	A
		-24.9	
Pulsed Drain Current	I_{DM}	-119	A
Maximum Power Dissipation	P_D	40.3	W
		28.2	
Operating Junction Temperature	T_J	-55 to 175	°C
Thermal Resistance-Junction to Case*	R_{eJC}	3.72	°C/W

* The device mounted on 1in² FR4 board with 2 oz copper.

P-Channel 30V (D-S) MOSFET
Electrical Characteristics (T_C = 25°C Unless Otherwise Specified)







Symbol	Parameter	Limit	Min	Typ	Max	Unit
STATIC						
BVDSS	Drain-Source Breakdown Voltage	V _{GS} =0V, I _D =-250 μA	-30			V
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _D =-250 μA	-1		-3	V
I _{GSS}	Gate-Body Leakage	V _{DS} =0V, V _{GS} =±20V			±100	nA
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =-30, V _{GS} =0V			-1	μA
R _{DSON}	Drain-Source On-Resistance*	V _{GS} =-10V, I _D =-18A		26	31.5	mΩ
		V _{GS} =-4.5V, I _D =-10A		34	44	
V _{SD}	Diode Forward Voltage*	I _{SD} =-18A, V _{GS} =0V			-1.3	V
DYNAMIC						
Q _g	Total Gate Charge	V _{DD} =-25V, V _{GS} =-4.5V, I _D =-18A		17.6		nc
Q _{gs}	Gate-Source Charge			7.3		
Q _{gd}	Gate-Drain Charge			9.3		
C _{iss}	Input Capacitance	V _{DS} =-25V, V _{GS} =0V, f=1MHz		887		pF
C _{oss}	Output Capacitance			110		
C _{rss}	Reverse Transfer Capacitance			96.2		
t _{d(on)}	Turn-On Delay Time	V _{DD} =-15V, I _D =-18A, V _{GS} =-10V, R _G =3.3Ω, R _L =0.8Ω		34		ns
t _r	Turn-On Rise Time			17		
t _{d(off)}	Turn-Off Delay Time			51		
t _f	Turn-Off Fall Time			10		

Notes: a, pulse test: pulse width ≤ 300us, duty cycle ≤ 2%, Guaranteed by design, not subject to production testing.

b, Matsuki Electric/ Force mos reserves the right to improve product design, functions and reliability without notice.





P-Channel 30V (D-S) MOSFET

Typical Characteristics (T_J =25°C Noted)




P-Channel 30V (D-S) MOSFET

Typical Characteristics ($T_J = 25^\circ\text{C}$ Noted)



TO-220F Package Outline



Symbol	MILLIMETERS(mm)	
	MIN	MAX
A	4.40	5.00
b	0.60	1.00
C	0.30	0.70
D	15.40	16.40
E	6.96	10.46
F	2.30	2.80
e	2.54 TYP	
H1	6.40	7.00
J1	2.45	3.05
L	12.28	13.68
$\emptyset Q$	2.92	3.38
Q_1	3.05	3.55