


P- Channel 60-V (D-S) MOSFET

GENERAL DESCRIPTION

The ME20P06P is the P-Channel logic enhancement mode power field effect transistors are produced using high cell density, DMOS trench technology. This high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage application such as cellular phone and notebook computer power management and other battery powered circuits , and low in-line power loss are needed in a very small outline surface mount package.

PIN CONFIGURATION

(TO-251)
Top View




FEATURES

- $R_{DS(ON)} \leq 78m\Omega @ V_{GS} = -10V$
- $R_{DS(ON)} \leq 100m\Omega @ V_{GS} = -4.5V$
- Super high density cell design for extremely low $R_{DS(ON)}$
- Exceptional on-resistance and maximum DC current capability

APPLICATIONS

- Power Management in Note book
- DC/DC Converter
- Load Switch
- LCD Display inverter



P-Channel MOSFET

Ordering Information: ME20P06P (Pb-free)

ME20P06P-G (Green product-Halogen free)

Absolute Maximum Ratings ($T_A = 25^\circ C$ Unless Otherwise Noted)

Parameter	Symbol	Rating	Unit
Drain-Source Voltage	V_{DS}	-60	V
Gate-Source Voltage	V_{GS}	± 20	V
Continuous Drain Current	I_D	$T_C = 25^\circ C$	-17.7
		$T_C = 70^\circ C$	-14.1
Pulsed Drain Current	I_{DM}	-71	A
Maximum Power Dissipation*	P_D	$T_C = 25^\circ C$	39.1
		$T_C = 70^\circ C$	25
Operating Junction Temperature	T_J	-55 to 150	$^\circ C$
Thermal Resistance-Junction to Case*	$R_{\theta JC}$	3.2	$^\circ C/W$

*The device mounted on 1in² FR4 board with 2 oz copper



P- Channel 60-V (D-S) MOSFET

Electrical Characteristics (TA=25°C Unless Otherwise Specified)

Symbol	Parameter	Limit	Min	Typ	Max	Unit
STATIC						
V(BR)DSS	Drain-Source Breakdown Voltage	VGS=0V, ID=-250 μA	-60			V
VGS(th)	Gate Threshold Voltage	VDS=VGS, ID=-250 μA	-1		-3	V
IGSS	Gate Leakage Current	VDS=0V, VGS=±20V			±100	nA
IDSS	Zero Gate Voltage Drain Current	VDS=-60V, VGS=0V			-1	μA
RDS(ON)	Drain-Source On-State Resistance ^a	VGS=-10V, ID= -20A		65	78	mΩ
		VGS=-4.5V, ID= -16A		80	100	
VSD	Diode Forward Voltage	IS=-20A, VGS=0V		-1	-1.2	V
DYNAMIC						
Qg	Total Gate Charge	VDS=-30V, VGS=-10V, ID=-20A		22		nC
Qg	Total Gate Charge			10		
Qgs	Gate-Source Charge	VDS=-30V, VGS=-4.5V, ID=-20A		6.3		
Qgd	Gate-Drain Charge			5		
Ciss	Input capacitance	VDS=-15V, VGS=0V, F=1MHz		958		pF
Coss	Output Capacitance			100		
Crss	Reverse Transfer Capacitance			33		
td(on)	Turn-On Delay Time	VDS=-15V, RL=15Ω ID=-1A, VGEN=-10V, RG=3Ω		36		ns
tr	Turn-On Rise Time			16		
td(off)	Turn-Off Delay Time			53		
tf	Turn-Off Fall Time			6		







Notes: a. Pulse test: pulse width ≤ 300us, duty cycle ≤ 2%, Guaranteed by design, not subject to production testing.

b. Matsuki Electric/ Force mos reserves the right to improve product design, functions and reliability without notice.

DCC
正式發行





P-Channel 60-V (D-S) MOSFET

Typical Characteristics (T_J = 25°C Noted)




P-Channel 60-V (D-S) MOSFET

Typical Characteristics (T_J = 25°C Noted)



TO-251 Package Outline



SYMBOL	MILLIMETERS (mm)	
	MIN	MAX
A	2.10	2.50
A1	1.10	1.30
B	0.40	0.88
B2	0.60	1.14
C	0.40	0.60
D	5.30	6.23
D2	6.60	7.30
D3	3.98	8.00
H	10.98	15.0
E	6.30	6.74
E2	4.80	5.46
L	1.30	1.70
L1	0.91	1.80
P	2.30	2.40

DCC
 正式發行