

P-Channel 30V (D-S) MOSFET



GENERAL DESCRIPTION

The ME2303 is the P-Channel logic enhancement mode power field effect transistors are produced using high cell density , DMOS trench technology. This high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage application such as cellular phone and notebook computer power management and other battery powered circuits where low in-line power loss are needed in a very small outline surface mount package.

PIN CONFIGURATION

(SOT-23)

Top View



P-Channel

Ordering Information: ME2303 (Pb-free)

ME2303-G (Green product-Halogen free)

Absolute Maximum Ratings (TA=25°C Unless Otherwise Noted)

Parameter		Symbol	Limit	Unit
Drain-Source Voltage		V _{DSS}	-30	V
Gate-Source Voltage		V _{GSS}	±20	V
Continuous Drain Current *	T _A =25°C	I _D	-3.2	A
	T _A =70°C		-2.6	
Pulsed Drain Current		I _{DM}	-13	A
Maximum Power Dissipation	T _A =25°C	P _D	1.3	W
	T _A =70°C		0.8	
Operating Junction Temperature		T _J , T _{stg}	-55 to 150	°C
Thermal Resistance-Junction to Ambient*		R _{θJA}	100	°C/W

* The device mounted on 1in² FR4 board with 2 oz copper

FEATURES

- R_{DS(ON)} ≤ 75mΩ@V_{GS}=-10V
- R_{DS(ON)} ≤ 100mΩ@V_{GS}=-4.5V
- Super high density cell design for extremely low R_{DS(ON)}

APPLICATIONS

- Power Management in Note book
- Portable Equipment
- Battery Powered System
- Load Switch
- DSC

DCC
正式發行

P-Channel 30V (D-S) MOSFET

Electrical Characteristics (TA=25°C Unless Otherwise Specified)







Symbol	Parameter	Limit	Min	Typ	Max	Unit
STATIC						
V(BR)DSS	Drain-Source Breakdown Voltage	VGS=0V, ID=-250 μ A	-30			V
VGS(th)	Gate Threshold Voltage	VDS=VGS, ID=-250 μ A	-1		-3.0	V
IGSS	Gate Leakage Current	VDS=0V, VGS=±20V			±100	nA
IDSS	Zero Gate Voltage Drain Current	VDS=-30V, VGS=0V			-1	μ A
RDS(ON)	Drain-Source On-Resistance ^a	VGS=-10V, ID= -1.7A		60	75	m Ω
		VGS=-4.5V, ID= -1.3A		75	100	
VSD	Diode Forward Voltage	IS=-1.25A, VGS=0V		-0.7	-1.4	V
DYNAMIC						
Qg	Total Gate Charge	VDS=-15V, VGS=-10V, ID=-1.7A		14.4		nC
Qgs	Gate-Source Charge			2.7		
Qgd	Gate-Drain Charge			3.6		
Ciss	Input Capacitance	VDS=-15V, VGS=0V, f=1MHz		472		pF
Coss	Output Capacitance			53		
Crss	Reverse Transfer Capacitance			49		
td(on)	Turn-On Delay Time	VDS=-15V, RL=15 Ω RGS=6 Ω , VGS=-10V ID=-1A		32		ns
tr	Turn-On Rise Time			17		
td(off)	Turn-Off Delay Time			40		
tf	Turn-Off Fall time			5		

Notes: a. Pulse test; pulse width $\leq$ 300us, duty cycle $\leq$ 2%

DCC
正式發行





P-Channel 30V (D-S) MOSFET

Typical Characteristics (T_J = 25°C Noted)






P-Channel 30V (D-S) MOSFET

Typical Characteristics (T_J =25°C Noted)



大 SOT-23 Package Outline



DIM	MILLIMETERS (mm)	
	MIN	MAX
A	2.800	3.00
B	1.200	1.70
C	0.900	1.30
D	0.350	0.50
G	1.780	2.04
H	0.010	0.15
J	0.085	0.20
K	0.300	0.65
L	0.890	1.02
S	2.100	3.00
V	0.450	0.60

DCC
正式發行