


P-Channel 20V (D-S) MOSFET
GENERAL DESCRIPTION

The ME2305A is the P-Channel logic enhancement mode power field effect transistors are produced using high cell density, DMOS trench technology. This high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage application such as cellular phone and notebook computer power management and other battery powered circuits where high-side switching, and low in-line power loss are needed in a very small outline surface mount package.

PIN CONFIGURATION

(SOT-23)


Top View


FEATURES

- $R_{DS(ON)} \leq 67\text{m}\Omega @ V_{GS} = -10\text{V}$
- $R_{DS(ON)} \leq 77\text{m}\Omega @ V_{GS} = -4.5\text{V}$
- $R_{DS(ON)} \leq 96\text{m}\Omega @ V_{GS} = -2.5\text{V}$
- $R_{DS(ON)} \leq 125\text{m}\Omega @ V_{GS} = -1.8\text{V}$
- Super high density cell design for extremely low $R_{DS(ON)}$
- Exceptional on-resistance and maximum DC current capability

APPLICATIONS

- Power Management in Note book
- Portable Equipment
- Battery Powered System
- DC/DC Converter
- Load Switch
- DSC
- LCD Display inverter



Ordering Information: ME2305A (Pb-free)

P-Channel MOSFET

ME2305A-G (Green product-Halogen free)

Absolute Maximum Ratings ($T_A=25^\circ\text{C}$ Unless Otherwise Noted)

Parameter	Symbol	Steady State	Unit
Drain-Source Voltage	V_{DSS}	-20	V
Gate-Source Voltage	V_{GSS}	± 8	V
Continuous Drain Current $T_A=25^\circ\text{C}$	I_D	3.5	A
$T_A=70^\circ\text{C}$		2.8	
Pulsed Drain Current	I_{DM}	14	A
Maximum Power Dissipation $T_A=25^\circ\text{C}$	P_D	1.3	W
$T_A=70^\circ\text{C}$		0.8	
Operating Junction Temperature	T_J	-55 to 150	$^\circ\text{C}$
Thermal Resistance-Junction to Ambient*	R_{QJA}	100	$^\circ\text{C}/\text{W}$

 *The device mounted on 1in² FR4 board with 2 oz copper

 BCC
正式發行

P-Channel 20V (D-S) MOSFET
Electrical Characteristics (TA = 25°C Unless Otherwise Specified)

Symbol	Parameter	Limit	Min	Typ	Max	Unit
STATIC						
V(BR)DSS	Drain-Source Breakdown Voltage	V _{GS} =0V, I _D =-250 μA	-20			V
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _D =-250 μA	-0.4		-1.0	V
I _{GSS}	Gate Leakage Current	V _{DS} =0V, V _{GS} =±8V			±100	nA
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =-20V, V _{GS} =0V			1	μA
R _{DSON}	Drain-Source On-State Resistance ^a	V _{GS} =-10V, I _D = -4.2A		57	67	mΩ
		V _{GS} =-4.5V, I _D = -3.4A		65	77	
		V _{GS} =-2.5V, I _D = -2.5A		75	96	
		V _{GS} =-1.8V, I _D = -1.7A		95	125	
V _{SD}	Diode Forward Voltage	I _S =-1.2A, V _{GS} =0V		0.8		V
DYNAMIC						
Q _g	Total Gate Charge	V _{DS} =-15V, V _{GS} =-10V, I _D =-4.2A		20		nC
Q _g	Total Gate Charge	V _{DS} =-15V, V _{GS} =-4.5V, I _D =-4.2A		10		
Q _{gs}	Gate-Source Charge			2.8		
Q _{gd}	Gate-Drain Charge			2.5		
C _{iss}	Input capacitance	V _{DS} =-15V, V _{GS} =0V, f=1MHz		745		pF
C _{oss}	Output Capacitance			65		
C _{rss}	Reverse Transfer Capacitance			21		
t _{d(on)}	Turn-On Delay Time	V _{DD} =-15V, R _L =15Ω V _{GEN} =-10V, R _G =6Ω		32		ns
t _r	Turn-On Rise Time			18		
t _{d(off)}	Turn-Off Delay Time			57		
t _f	Turn-Off Fall Time			4.5		








Notes: a. Pulse test: pulse width \leq 300us, duty cycle \leq 2%, Guaranteed by design, not subject to production testing.

b. Matsuki reserves the right to improve product design, functions and reliability without notice.



P-Channel 20V (D-S) MOSFET

Typical Characteristics ($T_J = 25^\circ\text{C}$ Noted)



P-Channel 20V (D-S) MOSFET

Typical Characteristics (T_J = 25°C Noted)

