



N-Channel 55-V (D-S) MOSFET
GENERAL DESCRIPTION

The ME2322 is the N-Channel logic enhancement mode power field effect transistors are produced using high cell density, DMOS trench technology. This high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage application such as cellular phone and notebook computer power management and other battery powered circuits where high-side switching and low in-line power loss are needed in a very small outline surface mount package.

PIN CONFIGURATION


Ordering Information: ME2322 (Pb-free)

ME2322-G (Green product-Halogen free)

Absolute Maximum Ratings (TA=25°C Unless Otherwise Noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V _{DSS}	55	V
Gate-Source Voltage	V _{GSS}	±12	V
Continuous Drain Current*	I _D	3.1	A
		2.5	
Pulsed Drain Current	I _{DM}	13	A
Maximum Power Dissipation	P _D	1.3	W
		0.8	
Operating Junction Temperature	T _J	-55 to 150	°C
Thermal Resistance-Junction to Ambient*	R _{θJA}	100	°C/W

* The device mounted on 1in² FR4 board with 2 oz copper



N-Channel 55-V (D-S) MOSFET
Electrical Characteristics (TA = 25°C Unless Otherwise Specified)

Symbol	Parameter	Limit	Min	Typ	Max	Unit
STATIC						
BVDSS	Drain-Source Breakdown Voltage	V _{GS} =0V, I _D =250 μA	55			V
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _D =250 μA	0.6		1.5	V
I _{GSS}	Gate-Body Leakage Current	V _{DS} =0V, V _{GS} =±12V			±100	nA
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =55V, V _{GS} =0V			1	μA
R _{DSON}	Drain-Source On-Resistance ^a	V _{GS} =10V, I _D = 2.6A		65	80	mΩ
		V _{GS} =4.5V, I _D = 2.1A		70	90	
		V _{GS} =2.5V, I _D = 1.5A		90	120	
V _{SD}	Diode Forward Voltage	I _S =2.6A, V _{GS} =0V		0.8	1.2	V
DYNAMIC						
Q _g	Total Gate Charge	V _{DS} =27.5V, V _{GS} =10V, I _D =2.1A		17		nC
Q _g	Total Gate Charge	V _{DS} =27.5V, V _{GS} =4.5V, I _D =2.1A		8.3		
Q _{gs}	Gate-Source Charge			2.0		
Q _{gd}	Gate-Drain Charge			2.6		
R _g	Gate Resistance	V _{GS} =0V, V _{DS} =0V, f=1MHz		0.9		Ω
C _{iss}	Input Capacitance	V _{DS} =15V, V _{GS} =0V, f=1MHz		570		pF
C _{oss}	Output Capacitance			47		
C _{rss}	Reverse Transfer Capacitance			14		
t _{d(on)}	Turn-On Delay Time	V _{DD} =27.5V, R _L =12Ω V _{GEN} =10V, R _G =3Ω		15		ns
t _r	Turn-On Rise Time			178		
t _{d(off)}	Turn-Off Delay Time			34		
t _f	Turn-Off Fall Time			7		

Notes: a. Pulse test: pulse width ≤ 300us, duty cycle ≤ 2%, Guaranteed by design, not subject to production testing.


b. Matsuki reserves the right to improve product design, functions and reliability without notice.




N-Channel 55-V (D-S) MOSFET

Typical Characteristics (T_J =25°C Noted)


On Resistance vs. Junction Temperature




On-Resistance vs. Drain Current




Capacitance




On-Resistance vs. Gate-to-Source Voltage



Threshold Voltage







On-Region Characteristics




N-Channel 55-V (D-S) MOSFET

Typical Characteristics (T_J = 25°C Noted)



SOT-23 Package Outline



Symbol	MILLIMETERS (mm)	
	MIN	MAX
A	2.800	3.00
B	1.200	1.70
C	0.900	1.30
D	0.350	0.50
G	1.780	2.04
H	0.010	0.15
J	0.085	0.20
K	0.300	0.65
L	0.890	1.02
S	2.100	3.00
V	0.450	0.60

