

P-Channel Enhancement Mode Mosfet


GENERAL DESCRIPTION

The ME2347 is the P-Channel logic enhancement mode power field effect transistors are produced using high cell density, DMOS trench technology. This high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage application such as cellular phone and notebook computer power management and other battery powered circuits where high-side switching and low in-line power loss are needed in a very small outline surface mount package.

PIN CONFIGURATION

(SOT-23)

Top View



Ordering Information: ME2347(Pb-free)


ME2347-G (Green product-Halogen free)

FEATURES

- $R_{DS(ON)} \leq 80m\Omega @ V_{GS} = -10V$
- $R_{DS(ON)} \leq 95m\Omega @ V_{GS} = -4.5V$
- $R_{DS(ON)} \leq 120m\Omega @ V_{GS} = -2.5V$
- Super high density cell design for extremely low $R_{DS(ON)}$
- Exceptional on-resistance and maximum DC current capability

APPLICATIONS

- Power Management in Note book
- Portable Equipment
- Battery Powered System
- DC/DC Converter
- Load Switch
- DSC
- LCD Display inverter



Absolute Maximum Ratings ($T_A = 25^\circ\text{C}$ Unless Otherwise Noted)

Parameter		Symbol	Limit	Unit
Drain-Source Voltage		V_{DSS}	-30	V
Gate-Source Voltage		V_{GSS}	± 12	V
Continuous Drain Current($t_J = 150^\circ\text{C}$)	$T_A = 25^\circ\text{C}$	I_D	-3.3	A
	$T_A = 70^\circ\text{C}$		-2.6	
Pulsed Drain Current		I_{DM}	-13	A
Maximum Power Dissipation	$T_A = 25^\circ\text{C}$	P_D	1.4	W
	$T_A = 70^\circ\text{C}$		0.9	
Storage Temperature Range		T_{stg}	-55 to 150	$^\circ\text{C}$
Thermal Resistance-Junction to Ambient*		$R_{\theta JA}$	90	$^\circ\text{C/W}$

*The device mounted on 1in² FR4 board with 2 oz copper

DCC
正式發行

P-Channel Enhancement Mode Mosfet

Electrical Characteristics (TA=25°C Unless Otherwise Specified)

Symbol	Parameter	Limit	Min	Typ	Max	Unit
STATIC						
V(BR)DSS	Drain-Source Breakdown Voltage	VGS=0V, ID=-250 μ A	-30			V
VGS(th)	Gate Threshold Voltage	VDS=VGS, ID=-250 μ A	-0.7		-1.3	V
IGSS	Gate Leakage Current	VDS=0V, VGS=±12V			±100	nA
IDSS	Zero Gate Voltage Drain Current	VDS=-30V, VGS=0V			-1	μ A
RDS(ON)	Drain-Source On-Resistance	VGS=-10V, ID= -2.6A		60	80	m Ω
		VGS=-4.5V, ID= -2A		70	95	
		VGS=-2.5V, ID= -1A		85	120	
VSD	Diode Forward Voltage	IS=-1.0A, VGS=0V		-0.8	-1.2	V
DYNAMIC						
Qg	Total Gate Charge (-10V)	VDS=-15, VGS=-10V, ID=-2.6A		19		nC
Qg	Total Gate Charge (-4.5V)			9		
Qgs	Gate-Source Charge			2.3		
Qgd	Gate-Drain Charge			2.1		
Ciss	Input Capacitance	VDS=-15V, VGS=0V, f=1MHz		720		pF
Coss	Output Capacitance			72		
Crss	Reverse Transfer Capacitance			23		
td(on)	Turn-On Delay Time	VDS=-15V, RL =15 Ω RGEN=6 Ω , VGS=-10V		33		ns
tr	Turn-On Rise Time			17		
td(off)	Turn-Off Delay Time			51		
tf	Turn-Off Fall Time			4.4		







Notes: a. Pulse test; pulse width $\leq$ 300us, duty cycle $\leq$ 2%

b. Matsuki reserves the right to improve product design, functions and reliability without notice.








P-Channel Enhancement Mode Mosfet


Typical Characteristics (T_J =25°C Noted)




Typical Characteristics ($T_J = 25^\circ\text{C}$ Noted)



SOT-23 Package Outline



DIM	MILLIMETERS (mm)	
	MIN	MAX
A	2.800	3.00
B	1.200	1.70
C	0.900	1.30
D	0.350	0.50
G	1.780	2.04
H	0.010	0.15
J	0.085	0.20
K	0.300	0.65
L	0.890	1.02
S	2.100	3.00
V	0.450	0.60



DCC
正式發行