

GENERAL DESCRIPTION

The ME2N7002D2 is the N-Channel logic enhancement mode power field effect transistors are produced using high cell density, DMOS trench technology. This high density process is especially tailored to minimize on-state resistance.

FEATURES

- $R_{DS(ON)} \leq 4.5\Omega @ V_{GS}=10V$
- $R_{DS(ON)} \leq 5.5\Omega @ V_{GS}=4.5V$
- Super high density cell design for extremely low $R_{DS(ON)}$
- Exceptional on-resistance and maximum DC current capability



APPLICATIONS

- Power Management in Note book
- DC/DC Converter
- Load Switch
- LCD Display inverter

PIN CONFIGURATION

(SOT-23)

Top View



Ordering Information: ME2N7002D2 (Pb-free)

ME2N7002D2-G (Green product-Halogen free)

N-Channel MOSFET

Absolute Maximum Ratings ($T_A=25^\circ C$ Unless Otherwise Noted)

Parameter		Symbol	Maximum Ratings	Unit
Drain-Source Voltage		V_{DS}	60	V
Gate-Source Voltage		V_{GS}	± 20	V
Continuous Drain	$T_A=25^\circ C$	I_D	0.22	A
	$T_A=70^\circ C$	I_D	0.18	
Pulsed Drain Current		I_{DM}	0.9	A
Maximum Power Dissipation	$T_A=25^\circ C$	P_D	0.36	W
	$T_A=70^\circ C$	P_D	0.23	
Operating Junction Temperature		T_J	-55 to 150	°C
Thermal Resistance-Junction to Ambient*		$R_{\theta JA}$	350	°C/W

* The device mounted on 1in² FR4 board with 2 oz copper

N - Channel 60V (D-S) MOSFET

Electrical Characteristics ($T_A = 25^\circ C$ Unless Otherwise Specified)

Symbol	Parameter	Limit	Min	Typ	Max	Unit
STATIC						
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{GS}=0V, I_D=250 \mu A$	60			V
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS}, I_D=250 \mu A$	1		2.5	V
I_{GSS}	Gate-Body Leakage	$V_{DS}=0V, V_{GS}=\pm 20V$			± 10	μA
I_{DSS}	Zero Gate Voltage Drain Current	$V_{DS}=60V, V_{GS}=0V$			1	μA
$R_{DS(ON)}$	Drain-Source On-Resistance*	$V_{GS}=10V, I_D=500mA$			4.5	Ω
		$V_{GS}=4.5V, I_D=200mA$			5.5	
V_{SD}	Diode Forward Voltage *	$I_S=200mA, V_{GS}=0V$			1.3	V
DYNAMIC						
Q_g	Total Gate Charge	$V_{DS}=25V, V_{GS}=10V, I_D=0.22A$		5.2		nC
Q_{gs}	Gate-Source Charge			2.1		
Q_{gd}	Gate-Drain Charge			0.9		
C_{iss}	Input Capacitance	$V_{DS}=25V, V_{GS}=0V, f=1MHz$		20		pF
C_{oss}	Output Capacitance			9		
C_{rss}	Reverse Transfer Capacitance			3		
$t_{d(on)}$	Turn-On Delay Time	$V_{DD}=30V, R_L=103\Omega$ $I_D=0.29A, V_{GS}=10V,$ $R_{GEN}=6\Omega$		6.1		ns
t_r	Turn-On Rise Time			4.4		
$t_{d(off)}$	Turn-Off Delay Time			14		
t_f	Turn-Off Fall Time			10.7		

Notes: a. pulse test: pulse width $\leq 300\mu s$, duty cycle $\leq 2\%$, Guaranteed by design, not subject to production testing.


b. Matsuki Electric reserves the right to improve product design, functions and reliability without notice.




N - Channel 60V (D-S) MOSFET

Typical Characteristics ($T_J = 25^\circ\text{C}$ Noted)


On Resistance vs. Junction Temperature




On Resistance vs. Drain Current




Capacitance




On Resistance vs. Gate-to-Source Voltage



Threshold Voltage










On-Region Characteristics



N - Channel 60V (D-S) MOSFET

Typical Characteristics ($T_J = 25^\circ\text{C}$ Noted)



SOT-23 Package Outline

DIM	MILLIMETERS (mm)	
	MIN	MAX
A	2.800	3.00
B	1.200	1.70
C	0.900	1.30
D	0.350	0.50
G	1.780	2.04
H	0.010	0.15
J	0.085	0.20
K	0.300	0.65
L	0.890	1.02
S	2.100	3.00
V	0.450	0.60

