

**N - Channel 60V (D-S) MOSFET, ESD Protection**



**GENERAL DESCRIPTION**

The ME2N7002DA is the N-Channel logic enhancement mode power field effect transistors are produced using high cell density, DMOS trench technology. This high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage application such as cellular phone and notebook computer power management and other battery powered circuits , and low in-line power loss are needed in a very small outline surface mount package.

**PIN CONFIGURATION**

(SOT-23)

Top View



**Ordering Information:** ME2N7002DA (Pb-free)


ME2N7002DA-G (Green product-Halogen free)

**N-Channel MOSFET**

**Absolute Maximum Ratings (TA=25°C Unless Otherwise Noted)**

Parameter		Symbol	Maximum Ratings	Unit
Drain-Source Voltage		V <sub>DS</sub>	60	V
Gate-Source Voltage		V <sub>GS</sub>	±20	V
Continuous Drain	T <sub>A</sub> =25°C	I <sub>D</sub>	0.24	A
	T <sub>A</sub> =70°C	I <sub>D</sub>	0.19	
Pulsed Drain Current		I <sub>DM</sub>	0.9	A
Maximum Power Dissipation	T <sub>A</sub> =25°C	P <sub>D</sub>	0.36	W
	T <sub>A</sub> =70°C	P <sub>D</sub>	0.23	
Junction and Storage Temperature Range		T <sub>J</sub> , T <sub>stg</sub>	-55 to 150	°C
Thermal Resistance-Junction to Ambient*		R <sub>θJA</sub>	350	°C/W

\* The device mounted on 1in<sup>2</sup> FR4 board with 2 oz copper



**N - Channel 60V (D-S) MOSFET, ESD Protection**

**Electrical Characteristics (T<sub>J</sub> = 25°C Unless Otherwise Specified)**

Symbol	Parameter	Limit	Min	Typ	Max	Unit
<b>STATIC</b>						
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	V <sub>GS</sub> =0V, I <sub>D</sub> =250 μA	60			V
V <sub>G(th)</sub>	Gate Threshold Voltage	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =250 μA	1		2	V
I <sub>GSS</sub>	Gate-Body Leakage	V <sub>DS</sub> =0V, V <sub>GS</sub> =±20V			±1	μA
I <sub>DS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> =60V, V <sub>GS</sub> =0V			1	μA
R <sub>D(on)</sub>	Drain-Source On-Resistance*	V <sub>GS</sub> =10V, I <sub>D</sub> =500mA			4	Ω
		V <sub>GS</sub> =4.5V, I <sub>D</sub> =200mA			4	
V <sub>SD</sub>	Diode Forward Voltage *	I <sub>SD</sub> =200mA, V <sub>GS</sub> =0V			1.3	V
<b>DYNAMIC</b>						
Q <sub>g</sub>	Total Gate Charge	V <sub>DS</sub> =25V, V <sub>GS</sub> =10V, I <sub>D</sub> =0.22A		4.7		nC
Q <sub>gs</sub>	Gate-Source Charge			2.3		
Q <sub>gd</sub>	Gate-Drain Charge			0.9		
C <sub>iss</sub>	Input Capacitance	V <sub>DS</sub> =25V, V <sub>GS</sub> =0V, f=1MHz		41		pF
C <sub>oss</sub>	Output Capacitance			25		
C <sub>rss</sub>	Reverse Transfer Capacitance			20		
t <sub>d(on)</sub>	Turn-On Delay Time	V <sub>DD</sub> =30V, R <sub>L</sub> =103Ω I <sub>D</sub> =0.29A, V <sub>GS</sub> =10V, R <sub>GEN</sub> =6Ω		5.4		ns
t <sub>r</sub>	Turn-On Rise Time			3.6		
t <sub>d(off)</sub>	Turn-Off Delay Time			24.3		
t <sub>f</sub>	Turn-Off Fall Time			14.5		







Notes: a. pulse test: pulse width ≤ 300us, duty cycle ≤ 2%, Guaranteed by design, not subject to production testing.

b. Matsuki Electric/ Force mos reserves the right to improve product design, functions and reliability without notice.







N - Channel 60V (D-S) MOSFET, ESD Protection

Typical Characteristics (T<sub>J</sub> = 25°C Noted)





N - Channel 60V (D-S) MOSFET, ESD Protection

Typical Characteristics (T<sub>J</sub> = 25°C Noted)



### SOT-23 Package Outline



Symbol	MILLIMETERS	
	MIN	MAX
A	2.8	3.0
B	1.2	1.4
C	0.9	1.1
C1	-	0.1
D	0.3	0.5
G	1.90	REF
J	0.05	0.15
K	0.2	-
S	2.2	2.6

