


**Dual N - Channel 60V (D-S) MOSFET, ESD Protection**

**GENERAL DESCRIPTION**

The ME2N7002KW is the Dual N-Channel logic enhancement mode power field effect transistors are produced using high cell density, DMOS trench technology. This high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage application such as cellular phone and notebook computer power management and other battery powered circuits , and low in-line power loss are needed in a very small outline surface mount package.

**PIN CONFIGURATION**




**FEATURES**

- $R_{DS(ON)} \leq 3\Omega @ V_{GS}=10V$
- $R_{DS(ON)} \leq 4\Omega @ V_{GS}=4.5V$
- ESD Protection HBM >1KV
- Super high density cell design for extremely low  $R_{DS(ON)}$
- Exceptional on-resistance and maximum DC current capability

**APPLICATIONS**

- Power Management in Note book
- DC/DC Converter
- Load Switch
- LCD Display inverter



**Ordering Information:** ME2N7002KW (Green product-Halogen free)

**Absolute Maximum Ratings (TA=25°C Unless Otherwise Noted)**

Parameter	Symbol	Maximum Ratings	Unit
Drain-Source Voltage	V <sub>DS</sub>	60	V
Gate-Source Voltage	V <sub>GS</sub>	±20	V
Continuous Drain	TA=25°C	I <sub>D</sub>	A
	TA=70°C	I <sub>D</sub>	
Pulsed Drain Current	I <sub>DM</sub>	1.1	A
Maximum Power Dissipation	TA=25°C	P <sub>D</sub>	W
	TA=70°C	P <sub>D</sub>	
Operating Junction Temperature	T <sub>J</sub>	-55 to 150	°C
Thermal Resistance-Junction to Ambient*	R <sub>θJA</sub>	375	°C/W

\* The device mounted on 1in<sup>2</sup> FR4 board with 2 oz copper

**Dual N - Channel 60V (D-S) MOSFET, ESD Protection**
**Electrical Characteristics** ( $T_A=25^{\circ}\text{C}$  Unless Otherwise Specified)

Symbol	Parameter	Limit	Min	Typ	Max	Unit
<b>STATIC</b>						
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	$V_{GS}=0V, I_D=250\mu A$	60			V
V <sub>GS(th)</sub>	Gate Threshold Voltage	$V_{DS}=V_{GS}, I_D=250\mu A$	1		2.5	V
I <sub>GSS</sub>	Gate-Body Leakage	$V_{DS}=0V, V_{GS}=\pm 20V$			$\pm 1$	$\mu A$
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	$V_{DS}=60V, V_{GS}=0V$			1	$\mu A$
R <sub>DS(ON)</sub>	Drain-Source On-Resistance*	$V_{GS}=10V, I_D=500mA$		2.2	3	$\Omega$
		$V_{GS}=4.5V, I_D=200mA$		2.4	4	
V <sub>SD</sub>	Diode Forward Voltage *	$I_S=200mA, V_{GS}=0V$		0.82	1.3	V
<b>DYNAMIC</b>						
Q <sub>g</sub>	Total Gate Charge	$V_{DS}=30V, V_{GS}=10V, I_D=200mA$		3.7		nC
Q <sub>g</sub>	Total Gate Charge	$V_{DS}=30V, V_{GS}=4.5V, I_D=200mA$		1.4		
Q <sub>gs</sub>	Gate-Source Charge			2.2		
Q <sub>gd</sub>	Gate-Drain Charge			0.2		
C <sub>iss</sub>	Input Capacitance	$V_{DS}=25V, V_{GS}=0V, f=1MHz$		21		pF
C <sub>oss</sub>	Output Capacitance			3		
C <sub>rss</sub>	Reverse Transfer Capacitance			1		
t <sub>d(on)</sub>	Turn-On Delay Time	$V_{DS}=30V, R_L=150\Omega$ $V_{GS}=10V, R_{GS}=10\Omega$ $I_D=200mA$		3.5		ns
t <sub>r</sub>	Turn-On Rise Time			20.3		
t <sub>d(off)</sub>	Turn-Off Delay Time			4.4		
t <sub>f</sub>	Turn-Off Fall Time			22.2		







 Notes: a. pulse test: pulse width  $\leq 300\mu s$ , duty cycle  $\leq 2\%$ , Guaranteed by design, not subject to production testing.

b. Matsuki Electric/ Force mos reserves the right to improve product design, functions and reliability without notice.



Dual N - Channel 60V (D-S) MOSFET, ESD Protection


Typical Characteristics (T<sub>J</sub> =25°C Noted)




**Dual N - Channel 60V (D-S) MOSFET, ESD Protection**

**Typical Characteristics (T<sub>J</sub> =25°C Noted)**


**Gate Charge**




**Body-diode characteristics**



**Maximum Forward Biased Safe Operating Area**





**Normalized Thermal Transient Impedance, Junction-to-Ambient**



Dual N - Channel 60V (D-S) MOSFET, ESD Protection

**SOT-363 Package Outline**



DIM	INCHES		MILLMETERS	
	MIN	MAX	MIN	MAX
A	0.071	0.087	1.80	2.20
B	0.045	0.053	1.15	1.35
C	0.031	0.043	0.80	1.10
D	0.004	0.012	0.10	0.30
G	0.026 BSC		0.65 BSC	
H	---	0.004	---	0.10
J	0.004	0.010	0.10	0.25
K	0.012	0.018	0.30	0.45
N	0.008 REF		0.20 REF	
S	0.079	0.087	2.00	2.20



Dual N - Channel 60V (D-S) MOSFET, ESD Protection

Device name: **ME2N7002KW**

Package: **SOT-363**

Marking Code:



E76: Device Marking Code

M: Date code

**MONTH CODE**

**ODD YEARS(2007,2009)**

Jan	1
Feb	2
Mar	3
Apr	4
May	5
Jun	6
Jul	7
Aug	8
Sep	9
Oct	T
Nov	V
Dec	C

**EVEN YEARS(2006,2008)**

Jan	E
Feb	F
Mar	H
Apr	J
May	K
Jun	L
Jul	N
Aug	P
Sep	U
Oct	X
Nov	Y
Dec	Z

