


P-Channel 20V (D-S) MOSFET , ESD Protected

GENERAL DESCRIPTION

The ME3491D is the P-Channel logic enhancement mode power field effect transistors are produced using high cell density, DMOS trench technology. This high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage application such as cellular phone and notebook computer power management and other battery powered circuits where low in-line power loss are needed in a very small outline surface mount package.

PIN CONFIGURATION




FEATURES

- $R_{DS(ON)} \leq 50m\Omega @ V_{GS} = -4.5V$
- $R_{DS(ON)} \leq 65m\Omega @ V_{GS} = -2.5V$
- $R_{DS(ON)} \leq 82m\Omega @ V_{GS} = -1.8V$
- Super high density cell design for extremely low $R_{DS(ON)}$
- Exceptional on-resistance and maximum DC current capability

APPLICATIONS

- Power Management in Note book
- Portable Equipment
- Battery Powered System
- Load Switch
- DSC



Ordering Information: ME3491D (Pb-free)

ME3491D-G (Green product-Halogen free)

Absolute Maximum Ratings (TA=25°C Unless Otherwise Noted)

Parameter	Symbol	Maximum Ratings	Unit
Drain-Source Voltage	V_{DS}	-20	V
Gate-Source Voltage	V_{GS}	± 8	V
Continuous Drain Current	I_D	$T_A = 25^\circ C$	-5
		$T_A = 70^\circ C$	-4
Pulsed Drain Current	I_{DM}	-20	A
Maximum Power Dissipation	P_D	$T_A = 25^\circ C$	2
		$T_A = 70^\circ C$	1.3
Operating Junction Temperature	T_J	-55 to 150	$^\circ C$
Thermal Resistance-Junction to Ambient*	$R_{\theta JA}$	62.5	$^\circ C/W$

*The device mounted on 1in² FR4 board with 2 oz copper



P-Channel 20V (D-S) MOSFET , ESD Protected

Electrical Characteristics (TA=25°C Unless Otherwise Specified)







Symbol	Parameter	Limit	Min	Typ	Max	Unit
STATIC						
V _{(BR)DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V, I _D =-250 μA	-20			V
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _D =-250 μA	-0.45		-1	V
I _{GSS}	Gate Leakage Current	V _{DS} =0V, V _{GS} =±8V			±10	μA
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =-20V, V _{GS} =0V			-1	μA
R _{DS(ON)}	Drain-Source On-Resistance	V _{GS} =-4.5V, I _D = -5.2A		40	50	mΩ
		V _{GS} =-2.5V, I _D = -4.4A		50	65	
		V _{GS} =-1.8V, I _D = -2A		62	82	
V _{SD}	Diode Forward Voltage	I _S =-1.7A, V _{GS} =0V		-0.7		V
DYNAMIC						
Q _g	Total Gate Charge	V _{DS} =-6V, V _{GS} =-10V, I _D =-5.2A		26.8		nC
Q _g	Total Gate Charge	V _{DS} =-6V, V _{GS} =-4.5V, I _D =-5.2A		13		
Q _{gs}	Gate-Source Charge			1.9		
Q _{gd}	Gate-Drain Charge			3.1		
C _{iss}	Input Capacitance	V _{DS} =-10V, V _{GS} =0V, f=1MHz		685		pF
C _{oss}	Output Capacitance			115		
C _{rss}	Reverse Transfer Capacitance			42		
t _{d(on)}	Turn-On Delay Time	V _{DS} =-10V, R _L =10Ω V _{GS} =-4.5V, R _G =6Ω I _D =-1A		1790		ns
t _r	Turn-On Rise Time			1100		
t _{d(off)}	Turn-Off Delay Time			10100		
t _f	Turn-Off Fall Time			3410		

Notes: a. Pulse test; pulse width ≤ 300us, duty cycle ≤ 2%

b. Matsuki Electric/ Force mos reserves the right to improve product design, functions and reliability without notice.






DCC
正式發行

Typical Characteristics (T_J =25°C Noted)




DCC
正式發行

Typical Characteristics (T_J =25°C Noted)



TSOP-6 Package Outline



SYMBOL	MILLIMETERS (mm)	
	MIN	MAX
A	0.90	1.20
A1	0.01	0.10
A2	0.90	1.15
b	0.25	0.50
C	0.10	0.20
D	2.80	3.10
E	2.60	3.00
E1	1.50	1.70
e	0.95 BSC	
e1	1.90 BSC	
L	0.30	0.60

