


Dual P-Channel 20-V (D-S) MOSFET

GENERAL DESCRIPTION

The ME3981 is the P-Channel logic enhancement mode power field effect transistors are produced using high cell density , DMOS trench technology. This high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage application such as cellular phone and notebook computer power management and other battery powered circuits where high-side switching , and low in-line power loss are needed in a very small outline surface mount package.

PIN CONFIGURATION




FEATURES

- $R_{DS(ON)} \leq 62m\Omega @ V_{GS} = -4.5V$
- $R_{DS(ON)} \leq 80m\Omega @ V_{GS} = -2.5V$
- $R_{DS(ON)} \leq 115m\Omega @ V_{GS} = -1.8V$
- Super high density cell design for extremely low $R_{DS(ON)}$
- Exceptional on-resistance and maximum DC current capability

APPLICATIONS

- Power Management in Note book
- Portable Equipment
- Battery Powered System
- DC/DC Converter
- Load Switch
- DSC
- LCD Display inverter



P-Channel MOSFET P-Channel MOSFET

Ordering Information: ME3981 (Pb-free)

ME3981-G (Green product-Halogen free)

Absolute Maximum Ratings ($T_A = 25^\circ C$ Unless Otherwise Noted)

Parameter		Symbol	Steady State	Unit
Drain-Source Voltage		V_{DSS}	-20	V
Gate-Source Voltage		V_{GSS}	± 8	V
Continuous Drain Current ($T_j = 150^\circ C$)*	$T_A = 25^\circ C$	I_D	-3.6	A
	$T_A = 70^\circ C$		-2.9	
Pulsed Drain Current		I_{DM}	-14	A
Avalanche Current		I_{AR}	-9	A
Avalanche Energy with Single Pulse ($L = 0.1mH$)		E_{AS}	4.05	mJ
Maximum Power Dissipation*	$T_A = 25^\circ C$	P_D	1.3	W
	$T_A = 70^\circ C$		0.8	
Operating Junction Temperature		T_J	-55 to 150	$^\circ C$
Thermal Resistance-Junction to Case*		$R_{\theta JC}$	96	$^\circ C/W$

*The device mounted on 1in² FR4 board with 2 oz copper

Dual P-Channel 20-V (D-S) MOSFET

Electrical Characteristics (TA=25°C Unless Otherwise Specified)

Symbol	Parameter	Limit	Min	Typ	Max	Unit
STATIC						
V(BR)DSS	Drain-Source Breakdown Voltage	VGS=0V, ID=-250 μ A	-20			V
VGS(th)	Gate Threshold Voltage	VDS=VGS, ID=-250 μ A	-0.5		-1.0	V
IGSS	Gate Leakage Current	VDS=0V, VGS=±8V			±100	nA
IDSS	Zero Gate Voltage Drain Current	VDS=-20V, VGS=0V			-1	μ A
RDS(ON)	Drain-Source On-Resistance ^a	VGS=-4.5V, ID= -1.9A		50	62	mΩ
		VGS=-2.5V, ID= -1.6A		65	80	
		VGS=-1.8V, ID= -0.7A		90	115	
VSD	Diode Forward Voltage	IS=-1.9A, VGS=0V		-0.7	-1.2	V
DYNAMIC						
Qg	Total Gate Charge	VDS=-15V, VGS=-10, ID=-4.2A		19		nC
Qg	Total Gate Charge	VDS=-15V, VGS=-4.5, ID=-4.2A		9.2		
Qgs	Gate-Source Charge			1.6		
Qgd	Gate-Drain Charge			4.1		
Ciss	Input Capacitance	VDS=-15V, VGS=0V, f=1MHz		643		pF
Coss	Output Capacitance			71		
Crss	Reverse Transfer Capacitance			23		
td(on)	Turn-On Delay Time	VDD=-15V, RL=15Ω VGEN=-10V, RG=6Ω		33		ns
tr	Turn-On Rise Time			19		
td(off)	Turn-Off Delay Time			54		
tf	Turn-Off Fall Time			5		







Notes: a. Pulse test: pulse width ≤ 300us, duty cycle ≤ 2%, Guaranteed by design, not subject to production testing.

b. Matsuki Electric/ Force mos reserves the right to improve product design, functions and reliability without notice.







Dual P-Channel 20-V (D-S) MOSFET

Typical Characteristics (T_J = 25°C Noted)




Dual P-Channel 20-V (D-S) MOSFET

Typical Characteristics (T_J = 25°C Noted)



TSOP-6 Package Outline



SYMBOL	MILLIMETERS (mm)	
	MIN	MAX
A	0.90	1.20
A1	0.01	0.10
A2	0.90	1.15
b	0.25	0.50
C	0.10	0.20
D	2.80	3.10
E	2.60	3.00
E1	1.50	1.70
e	0.95 BSC	
e1	1.90 BSC	
L	0.30	0.60

