


Dual P-Channel 20V (D-S) MOSFET , ESD Protection

GENERAL DESCRIPTION

The ME3985DS is the Dual P-Channel logic enhancement mode power field effect transistors are produced using high cell density , DMOS trench technology. This high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage application such as cellular phone and notebook computer power management and other battery powered circuits where high-side switching , and low in-line power loss are needed in a very small outline surface mount package.

PIN CONFIGURATION




FEATURES

- $R_{DS(ON)} \leq 120m\Omega @ V_{GS} = -4.5V$
- $R_{DS(ON)} \leq 160m\Omega @ V_{GS} = -2.5V$
- Super high density cell design for extremely low $R_{DS(ON)}$
- Exceptional on-resistance and maximum DC current capability

APPLICATIONS

- Power Management in Note book
- Portable Equipment
- Battery Powered System
- DC/DC Converter
- Load Switch
- DSC
- LCD Display inverter



Ordering Information: ME3985DS (Pb-free)

ME3985DS-G (Green product-Halogen free)

Absolute Maximum Ratings (TA=25°C Unless Otherwise Noted)

Parameter		Symbol	Maximum Ratings	Unit
Drain-Source Voltage		V_{DS}	-20	V
Gate-Source Voltage		V_{GS}	± 12	V
Continuous Drain	$T_A = 25^\circ C$	I_D	-2.3	A
	$T_A = 70^\circ C$		-1.9	
Pulsed Drain Current		I_{DM}	-9.3	A
Maximum Power Dissipation*	$T_A = 25^\circ C$	P_D	1	W
	$T_A = 70^\circ C$		0.7	
Junction and Storage Temperature Range		T_J, T_{stg}	-55 to 150	$^\circ C$
Thermal Resistance-Junction to Ambient*		$R_{\theta JA}$	120	$^\circ C/W$

*The device mounted on 1in² FR4 board with 2 oz copper

Dual P-Channel 20V (D-S) MOSFET , ESD Protection

Electrical Characteristics (T_J =25°C Unless Otherwise Specified)







Symbol	Parameter	Limit	Min	Typ	Max	Unit
STATIC						
V _{(BR)DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V, I _D =-250 μ A	-20			V
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _D =-250 μ A	-0.5		-1.0	V
I _{GSS}	Gate Leakage Current	V _{DS} =0V, V _{GS} = $\pm$ 8V			$\pm$ 10	μ A
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =-20V, V _{GS} =0V			-1	μ A
R _{DS(ON)}	Drain-Source On-Resistance ^a	V _{GS} =-4.5V, I _D = -1.9A		90	120	m Ω
		V _{GS} =-2.5V, I _D = -1.6A		120	160	
V _{SD}	Diode Forward Voltage	I _S =-1.9A, V _{GS} =0V		-0.7	-1.2	V
DYNAMIC						
Q _g	Total Gate Charge	V _{DS} =-15V, V _{GS} =-10, I _D =-4.2A		11.6		nC
Q _g	Total Gate Charge	V _{DS} =-15V, V _{GS} =-4.5, I _D =-4.2A		6.1		
Q _{gs}	Gate-Source Charge			1.8		
Q _{gd}	Gate-Drain Charge			1.6		
C _{iss}	Input Capacitance	V _{DS} =-15V, V _{GS} =0V, f=1MHz		640		pF
C _{oss}	Output Capacitance			74		
C _{rss}	Reverse Transfer Capacitance			25		
t _{d(on)}	Turn-On Delay Time	V _{DD} =-15V, R _L =15 Ω V _{GEN} =-10V, R _G =6 Ω		532		ns
t _r	Turn-On Rise Time			2170		
t _{d(off)}	Turn-Off Delay Time			8360		
t _f	Turn-Off Fall Time			334		

Notes: a. Pulse test: pulse width $\leq$ 300 μ s, duty cycle $\leq$ 2%, Guaranteed by design, not subject to production testing.





b. Matsuki Electric/ Force mos reserves the right to improve product design, functions and reliability without notice.




Dual P-Channel 20V (D-S) MOSFET , ESD Protection
Typical Characteristics (T_J =25°C Noted)



Dual P-Channel 20V (D-S) MOSFET , ESD Protection
Typical Characteristics (T_J =25°C Noted)



SOT-26 Package Outline



SYMBOL	MILLIMETERS (mm)	
	MIN	MAX
A	0.90	1.20
A1	0.01	0.10
A2	0.90	1.15
b	0.25	0.50
C	0.10	0.20
D	2.80	3.10
E	2.60	3.00
E1	1.50	1.70
e	0.95 BSC	
e1	1.90 BSC	
L	0.30	0.60

DCC
正式發行