

## N-Channel 30-V (D-S) MOSFET

### GENERAL DESCRIPTION

The ME4410A is the N-Channel logic enhancement mode power field effect transistors are produced using high cell density, DMOS trench technology. This high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage application such as cellular phone and notebook computer power management and other battery powered circuits where high-side switching and low in-line power loss are needed in a very small outline surface mount package.



### FEATURES

- $R_{DS(ON)} \leq 18m\Omega @ V_{GS}=10V$
- $R_{DS(ON)} \leq 20m\Omega @ V_{GS}=4.5V$
- Super high density cell design for extremely low  $R_{DS(ON)}$
- Exceptional on-resistance and maximum DC current capability

### APPLICATIONS

- Power Management in Note book
- Portable Equipment
- Battery Powered System
- DC/DC Converter
- Load Switch
- DSC

### PIN CONFIGURATION



N-Channel MOSFET

### Absolute Maximum Ratings ( $T_A=25^\circ\text{C}$ Unless Otherwise Noted)

Parameter		Symbol	10 sec	Steady State	Unit
Drain-Source Voltage		$V_{DSS}$	30		V
Gate-Source Voltage		$V_{GSS}$	$\pm 20$		V
Continuous Drain Current	$T_A=25^\circ\text{C}$	$I_D$	10	7.5	A
	$T_A=70^\circ\text{C}$		8	6	
Pulsed Drain Current		$I_{DM}$	40		A
Continuous Source Current (Diode Conduction)		$I_S$	2.3	1.26	A
Maximum Power Dissipation	$T_A=25^\circ\text{C}$	$P_D$	2.5	1.4	W
	$T_A=70^\circ\text{C}$		1.6	0.9	
Operating Junction Temperature		$T_J$	-55 to 150		$^\circ\text{C}$
Thermal Resistance-Junction to Ambient*		$R_{\theta JA}$	$T \leq 10 \text{ sec}$	35	$^\circ\text{C/W}$
			Steady State	60	
Thermal Resistance-Junction to Case		$R_{\theta JC}$	32		$^\circ\text{C/W}$







\*The device mounted on  $1\text{in}^2$  FR4 board with 2 oz copper

### Electrical Characteristics (T<sub>A</sub> = 25°C Unless Otherwise Specified)






Symbol	Parameter	Limit	Min	Typ	Max	Unit	
<b>STATIC</b>							
V <sub>GS(th)</sub>	Gate Threshold Voltage	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =250 μA	1.0	1.4	3.0	V	
I <sub>GSS</sub>	Gate Leakage Current	V <sub>DS</sub> =0V, V <sub>GS</sub> =±20V			±100	nA	
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> =30V, V <sub>GS</sub> =0V			1	μA	
		V <sub>DS</sub> =30V, V <sub>GS</sub> =0V (T <sub>J</sub> =55°C)			5		
I <sub>D(ON)</sub>	On-State Drain Current <sup>a</sup>	V <sub>DS</sub> =5V, V <sub>GS</sub> =10V	20			A	
R <sub>DS(ON)</sub>	Drain-Source On-State Resistance <sup>a</sup>	V <sub>GS</sub> =10V, I <sub>D</sub> =10A		12	18	mΩ	
		V <sub>GS</sub> =4.5V, I <sub>D</sub> =8A		17	20		
G <sub>FS</sub>	Forward Transconductance <sup>a</sup>	V <sub>DS</sub> =15V, I <sub>D</sub> =10A		17		S	
V <sub>SD</sub>	Diode Forward Voltage	I <sub>S</sub> =2.3A, V <sub>GS</sub> =0V		0.7	1.1	V	
<b>DYNAMIC</b>							
Q <sub>g</sub>	Total Gate Charge	V <sub>DS</sub> =15V, V <sub>GS</sub> =4.5V, I <sub>D</sub> =10A		11	15	nC	
Q <sub>gt</sub>	Total Gate Charge			20	26		
Q <sub>gs</sub>	Gate-Source Charge		V <sub>DS</sub> =15V, V <sub>GS</sub> =10V, I <sub>D</sub> =10A		5		
Q <sub>gd</sub>	Gate-Drain Charge				4.9		
C <sub>iss</sub>	Input capacitance	V <sub>DS</sub> =15V, V <sub>GS</sub> =0V, f=1MHz		700	800	pF	
C <sub>oss</sub>	Output Capacitance			120			
C <sub>rss</sub>	Reverse Transfer Capacitance			35			
R <sub>g</sub>	Gate Resistance	V <sub>GS</sub> =0V, V <sub>DS</sub> =0V, f=1MHz		0.9		Ω	
t <sub>d(on)</sub>	Turn-On Delay Time	V <sub>DD</sub> =25V, R <sub>L</sub> =25Ω I <sub>D</sub> =1A, V <sub>GEN</sub> =10V R <sub>G</sub> =6Ω		14	17	ns	
t <sub>r</sub>	Turn-On Rise Time			12	15		
t <sub>d(off)</sub>	Turn-Off Delay Time			43	55		
t <sub>f</sub>	Turn-On Fall Time			4	6		

Notes: a. Pulse test; pulse width ≤ 300us, duty cycle ≤ 2%



### Typical Characteristics (T<sub>J</sub> = 25°C Noted)



## Typical Characteristics (T<sub>J</sub> = 25°C Noted)



### SOP-8 Package Outline



DIM	MILLIMETERS (mm)	
	MIN	MAX
A	1.35	1.75
A1	0.10	0.25
B	0.35	0.49
C	0.18	0.25
D	4.80	5.00
E	3.80	4.00
e	1.27 BSC	
H	5.80	6.20
L	0.40	1.25
$\theta$	0°	7°

Note: 1. Refer to JEDEC MS-012AA.

2. Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusions or gate burrs shall not exceed 0.15 mm per side.