


N-Channel 30-V (D-S) MOSFET
GENERAL DESCRIPTION

The ME4410B is the N-Channel logic enhancement mode power field effect transistors are produced using high cell density, DMOS trench technology. This high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage application such as cellular phone and notebook computer power management and other battery powered circuits where high-side switching , and low in-line power loss are needed in a very small outline surface mount package.

PIN CONFIGURATION

(SOP-8)

Top View


Ordering Information: ME4410B (Pb-free)


ME4410B-G (Green product-Halogen free)

FEATURES

- $R_{DS(ON)} \leq 18 \text{ m}\Omega @ V_{GS}=10\text{V}$
- $R_{DS(ON)} \leq 30 \text{ m}\Omega @ V_{GS}=4.5\text{V}$
- Super high density cell design for extremely low $R_{DS(ON)}$
- Exceptional on-resistance and maximum DC current capability

APPLICATIONS

- Power Management in Note book
- Portable Equipment
- Battery Powered System
- DC/DC Converter
- Load SwitchC
- LCD Display inverter


N-Channel MOSFET
Absolute Maximum Ratings ($T_A=25^\circ\text{C}$ Unless Otherwise Noted)

Parameter	Symbol	Rating	Unit
Drain-Source Voltage	V_{DSS}	30	V
Gate-Source Voltage	V_{GSS}	± 20	V
Continuous Drain Current <small>($T_J=150^\circ\text{C}$)*</small>	I_D	8.5	A
$T_A=70^\circ\text{C}$		6.8	
Pulsed Drain Current	I_{DM}	40	A
Continuous Source Current (Diode Conduction)	I_S	1.26	A
Maximum Power Dissipation*	P_D	2.0	W
$T_A=70^\circ\text{C}$		1.3	
Operating Junction Temperature	T_J	-55 to 150	$^\circ\text{C}$
Thermal Resistance-Junction to Ambient*	$R_{\theta JA}$	60	$^\circ\text{C}/\text{W}$

 *The device mounted on 1in² FR4 board with 2 oz copper

N-Channel 30-V (D-S) MOSFET
Electrical Characteristics (TA = 25°C Unless Otherwise Specified)







Symbol	Parameter	Limit	Min	Typ	Max	Unit
STATIC						
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _D =250 μA	1.0		3.0	V
I _{GSS}	Gate Leakage Current	V _{DS} =0V, V _{GS} =±20V			±100	nA
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =30V, V _{GS} =0V			1	μA
		V _{DS} =30V, V _{GS} =0V T _J =55°C			5	
R _{D(S(ON))}	Drain-Source On-State Resistance ^a	V _{GS} =10V, I _D = 10A		14	18	mΩ
		V _{GS} =4.5V, I _D = 5A		23	30	
V _{SD}	Diode Forward Voltage	I _S =2.3A, V _{GS} =0V		0.76	1.1	V
DYNAMIC						
Q _G	Gate Charge	V _{DS} =15V, V _{GS} =10V, I _D =10A		19		nC
Q _{Gt}	Total Gate Charge	V _{DS} =15V, V _{GS} =4.5V, I _D =10A		7.5		
Q _{Gs}	Gate-Source Charge			4.5		
Q _{Gd}	Gate-Drain Charge			3		
C _{iss}	Input capacitance	V _{DS} =-15V, V _{GS} =0V, f=1MHz		720		pF
C _{oss}	Output Capacitance			85		
C _{rss}	Reverse Transfer Capacitance			23		
R _G	Gate Resistance	f = 1MHz		0.7		Ω
t _{d(on)}	Turn-On Delay Time	V _{DD} =25V, R _L = 25Ω I _D =1A, V _{GEN} =10V R _G =6Ω		12		ns
t _r	Turn-On Rise Time			7		
t _{d(off)}	Turn-Off Delay Time			44		
t _f	Turn-On Fall Time			4		

Notes: a. Pulse test: pulse width ≤ 300us, duty cycle ≤ 2%, Guaranteed by design, not subject to production testing.

b. Matsuki reserves the right to improve product design, functions and reliability without notice.






N-Channel 30-V (D-S) MOSFET

Typical Characteristics ($T_J = 25^\circ\text{C}$ Noted)






N-Channel 30-V (D-S) MOSFET

Typical Characteristics (T_J = 25°C Noted)



SOP-8 Package Outline



DIM	MILLIMETERS (mm)	
	MIN	MAX
A	1.35	1.75
A1	0.10	0.25
B	0.35	0.49
C	0.18	0.25
D	4.80	5.00
E	3.80	4.00
e	1.27 BSC	
H	5.80	6.20
L	0.40	1.25
θ	0°	7°

Note: 1. Refer to JEDEC MS-012AA.

2. Dimension "D" does not include mold flash, protrusions or gate burrs . Mold flash, protrusions or gate burrs shall not exceed 0.15 mm per side.