

P-Channel 30V (D-S) MOSFET

GENERAL DESCRIPTION

The ME4411 is the P-Channel logic enhancement mode power field effect transistors are produced using high cell density , DMOS trench technology. This high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage application such as cellular phone and notebook computer power management and other battery powered circuits where high-side switching and low in-line power loss are needed in a very small outline surface mount package.



FEATURES

- $R_{DS(ON)} \leq 10m\Omega @ V_{GS} = -10V$
- $R_{DS(ON)} \leq 13m\Omega @ V_{GS} = -4.5V$
- Super high density cell design for extremely low $R_{DS(ON)}$
- Exceptional on-resistance and maximum DC current capability

APPLICATIONS

- Power Management in Note book
- Portable Equipment
- Battery Powered System
- DC/DC Converter
- Load Switch
- DSC
- LCD Display inverter

PIN CONFIGURATION



P-Channel MOSFET

Ordering Information: ME4411 (Pb-free)

ME4411-G (Green product-Halogen free)

Absolute Maximum Ratings (TA=25°C Unless Otherwise Noted)

Parameter	Symbol	Maximum Ratings	Unit
Drain-Source Voltage	V_{DS}	-30	V
Gate-Source Voltage	V_{GS}	± 20	V
Continuous Drain Current*	I_D	$T_A = 25^\circ C$	-12.5
		$T_A = 70^\circ C$	-10
Pulsed Drain Current	I_{DM}	-50	A
Avalanche Current	I_{AR}	-42	A
Avalanche Energy with Single Pulse(L=0.1mH)	EAS	88.2	mJ
Maximum Power Dissipation*	P_D	$T_A = 25^\circ C$	2.5
		$T_A = 70^\circ C$	1.6
Operating Junction Temperature	T_J	-55 to 150	$^\circ C$
Thermal Resistance-Junction to Ambient*	$R_{\theta JA}$	50	$^\circ C/W$

*The device mounted on 1in² FR4 board with 2 oz copper

P-Channel 30V (D-S) MOSFET
Electrical Characteristics ($T_A=25^\circ\text{C}$ Unless Otherwise Specified)







Symbol	Parameter	Limit	Min	Typ	Max	Unit
STATIC						
$V_{(BR)DSS}$	Drain-Source Breakdown Voltage	$V_{GS}=0V, I_D=-250\ \mu A$	-30			V
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS}, I_D=-250\ \mu A$	-1		-3	V
I_{GSS}	Gate Leakage Current	$V_{DS}=0V, V_{GS}=\pm 20V$			± 100	nA
I_{DSS}	Zero Gate Voltage Drain Current	$V_{DS}=-30V, V_{GS}=0V$			-1	μA
$R_{DS(on)}$	Drain-Source On-State Resistance ^a	$V_{GS}=-10V, I_D=-13A$		8.3	10	m Ω
		$V_{GS}=-4.5V, I_D=-10A$		10	13	
V_{SD}	Diode Forward Voltage	$I_S=-2.7A, V_{GS}=0V$		-0.74		V
DYNAMIC						
Q_g	Total Gate Charge	$V_{DS}=-15V, V_{GS}=-10V, I_D=-13A$		83.2		nC
Q_g	Total Gate Charge	$V_{DS}=-15V, V_{GS}=-4.5V, I_D=-13A$		41		
Q_{gs}	Gate-Source Charge			12		
Q_{gd}	Gate-Drain Charge			17.7		
R_g	Gate Resistance	$V_{GS}=0V, V_{DS}=0V, f=1MHz$		5.6		Ω
C_{iss}	Input capacitance	$V_{DS}=-15V, V_{GS}=0V, f=1MHz$		3790		pF
C_{oss}	Output Capacitance			468		
C_{rss}	Reverse Transfer Capacitance			381		
$t_{d(on)}$	Turn-On Delay Time	$V_{DD}=-15V, R_L=15\ \Omega$ $I_D=-1A, V_{GEN}=-10V$ $R_G=6\ \Omega$		48		ns
t_r	Turn-On Rise Time			20.9		
$t_{d(off)}$	Turn-Off Delay Time			274		
t_f	Turn-On Fall Time			80.2		

 Notes: a. Pulse test: pulse width $\leq 300\ \mu s$, duty cycle $\leq 2\%$, Guaranteed by design, not subject to production testing.

b. Matsuki Electric/ Force mos reserves the right to improve product design, functions and reliability without notice.





P-Channel 30V (D-S) MOSFET

Typical Characteristics (T_J = 25°C Noted)





P-Channel 30V (D-S) MOSFET

Typical Characteristics (T_J =25°C Noted)



SOP-8 Package Outline



DIM	MILLIMETERS (mm)	
	MIN	MAX
A	1.35	1.75
A1	0.10	0.25
B	0.35	0.49
C	0.18	0.25
D	4.80	5.00
E	3.80	4.00
e	1.27 BSC	
H	5.80	6.20
L	0.40	1.25
θ	0°	7°

Note: 1. Refer to JEDEC MS-012AA.

2. Dimension "D" does not include mold flash, protrusions or gate burrs . Mold flash, protrusions or gate burrs shall not exceed 0.15 mm per side.