


**N-Channel 30-V (D-S) MOSFET**

**GENERAL DESCRIPTION**

The ME4412 is the N-Channel logic enhancement mode power field effect transistors are produced using high cell density, DMOS trench technology. This high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage application such as cellular phone and notebook computer power management and other battery powered circuits where high-side switching , and low in-line power loss are needed in a very small outline surface mount package.

**PIN CONFIGURATION**




**Ordering Information:** ME4412 (Pb-free)  
ME4412-G (Green product-Halogen free)

**FEATURES**

- RDS(ON) 18 mΩ@VGS=10V
- RDS(ON) 30 mΩ@VGS=4.5V
- Super high density cell design for extremely low RDS(ON)
- Exceptional on-resistance and maximum DC current capability

**APPLICATIONS**

- Power Management in Note book
- Portable Equipment
- Battery Powered System
- DC/DC Converter
- Load SwitchC
- LCD Display inverter



N-Channel MOSFET

**Absolute Maximum Ratings (TA=25 Unless Otherwise Noted)**

Parameter	Symbol	Rating	Unit
Drain-Source Voltage	V <sub>DSS</sub>	30	V
Gate-Source Voltage	V <sub>GSS</sub>	±20	V
Continuous Drain Current	I <sub>D</sub>	TA=25	9.3
		TA=70	7.5
Pulsed Drain Current	I <sub>DM</sub>	37	A
Maximum Power Dissipation	P <sub>D</sub>	TA=25	2.5
		TA=70	1.6
Operating Junction Temperature	T <sub>J</sub>	-55 to 150	
Thermal Resistance-Junction to Ambient*	RθJA	50	/W

\*The device mounted on 1in<sup>2</sup> FR4 board with 2 oz copper



## N-Channel 30-V (D-S) MOSFET

Electrical Characteristics (T<sub>A</sub> = 25 °C Unless Otherwise Specified)

Symbol	Parameter	Limit	Min	Typ	Max	Unit
<b>STATIC</b>						
V <sub>(BR)DSS</sub>	Drain-Source Breakdown Voltage	V <sub>GS</sub> =0V, I <sub>D</sub> =250 μA	30			V
V <sub>GS(th)</sub>	Gate Threshold Voltage	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =250 μA	1.0		3.0	V
I <sub>GSS</sub>	Gate Leakage Current	V <sub>DS</sub> =0V, V <sub>GS</sub> =±20V			±100	nA
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> =30V, V <sub>GS</sub> =0V			1	μA
R <sub>DS(ON)</sub>	Drain-Source On-State Resistance <sup>a</sup>	V <sub>GS</sub> =10V, I <sub>D</sub> = 10A		14	18	m
		V <sub>GS</sub> =4.5V, I <sub>D</sub> = 5A		23	30	
V <sub>SD</sub>	Diode Forward Voltage	I <sub>S</sub> =2.3A, V <sub>GS</sub> =0V		0.76	1.1	V
<b>DYNAMIC</b>						
Q <sub>g</sub>	Gate Charge	V <sub>DS</sub> =15V, V <sub>GS</sub> =10V, I <sub>D</sub> =10A		16		nC
Q <sub>gt</sub>	Total Gate Charge	V <sub>DS</sub> =15V, V <sub>GS</sub> =4.5V, I <sub>D</sub> =10A		8		
Q <sub>gs</sub>	Gate-Source Charge			3.8		
Q <sub>gd</sub>	Gate-Drain Charge			3.3		
C <sub>iss</sub>	Input capacitance	V <sub>DS</sub> =-15V, V <sub>GS</sub> =0V, f=1MHz		536		pF
C <sub>oss</sub>	Output Capacitance			97		
C <sub>rss</sub>	Reverse Transfer Capacitance			31		
R <sub>g</sub>	Gate Resistance	f = 1MHz		0.9		
t <sub>d(on)</sub>	Turn-On Delay Time	V <sub>DD</sub> =25V, R <sub>L</sub> =25 I <sub>D</sub> =1A, V <sub>GEN</sub> =10V R <sub>G</sub> =6		12		ns
t <sub>r</sub>	Turn-On Rise Time			10		
t <sub>d(off)</sub>	Turn-Off Delay Time			40		
t <sub>f</sub>	Turn-On Fall Time			6		







Notes: a. Pulse test: pulse width 300us, duty cycle 2%, Guaranteed by design, not subject to production testing.

b. Matsuki reserves the right to improve product design, functions and reliability without notice.







**N-Channel 30-V (D-S) MOSFET**




**Typical Characteristics (T<sub>J</sub> = 25 Noted)**



Typical Characteristics (T<sub>J</sub> = 25°C Noted)



**SOP-8 Package Outline**



Symbol	MILLIMETERS (mm)	
	MIN	MAX
A	1.35	1.75
A1	0.10	0.25
B	0.35	0.49
C	0.18	0.25
D	4.80	5.00
E	3.80	4.00
e	1.27 BSC	
H	5.80	6.20
L	0.40	1.25
$\theta$	0°	7°

