


N- and P-Channel 30-V (D-S) MOSFET

GENERAL DESCRIPTION

The ME4542D is the N- and P-Channel logic enhancement mode power field effect transistors are produced using high cell density , DMOS trench technology. This high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage application such as cellular phone and notebook computer power management and other battery powered circuits where high-side switching, and low in-line power loss are needed in a very small outline surface mount package.

PIN CONFIGURATION



Ordering Information: ME4542D (Pb-free)

ME4542D-G (Green product-Halogen free)

FEATURES

$R_{DS(ON)}$ 25.5m Ω @ $V_{GS}=10V$ (N-Ch)

$R_{DS(ON)}$ 40m Ω @ $V_{GS}=4.5V$ (N-Ch)

$R_{DS(ON)}$ 33m Ω @ $V_{GS}=-10V$ (P-Ch)

$R_{DS(ON)}$ 43m Ω @ $V_{GS}=-4.5V$ (P-Ch)

Super high density cell design for extremely low $R_{DS(ON)}$

Exceptional on-resistance and maximum DC current capability

APPLICATIONS


Power Management

DC/DC Converter

LCD TV & Monitor Display inverter

CCFL inverter

LCD Display inverter



Absolute Maximum Ratings (TA=25 Unless Otherwise Noted)

Parameter	Symbol	N-Channel	P-Channel	Unit
		Steady State	Steady State	
Drain-Source Voltage	V_{DSS}	30	-30	V
Gate-Source Voltage	V_{GSS}	± 20	± 16	V
Continuous Drain Current($T_j=150$)	I_D	$T_A=25$	6.8	A
		$T_A=70$	5.4	
Pulsed Drain Current	I_{DM}	30	-30	A
Avalanche Energy with Single Pulse(L=0.1mH)	E_{AS}	4.4	20	mJ
Maximum Power Dissipation	P_D	$T_A=25$	2	W
		$T_A=70$	1.28	
Operating Junction Temperature	T_J	-55 to 150		
Thermal Resistance-Junction to Ambient *	$R_{\theta JA}$	62.5	62.5	/W

*The device mounted on 1in2 FR4 board with 2 oz copper

N- and P-Channel 30-V (D-S) MOSFET
Electrical Characteristics (TA=25 Unless Otherwise Specified)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit	
STATIC							
V _{(BR)DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V, I _D =250 μA V _{GS} =0V, I _D =-250 μA	N-Ch P-Ch	30 -30		V	
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _D =250 μA V _{DS} =V _{GS} , I _D =-250 μA	N-Ch P-Ch	1.0 -1.0	1.6 -1.5	3.0 -3.0	V
I _{GSS}	Gate Leakage Current	V _{DS} =0V, V _{GS} =±16V V _{DS} =0V, V _{GS} =±12V	N-Ch P-Ch			±10 ±10	μA
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =30V, V _{GS} =0V V _{DS} =-30V, V _{GS} =0V	N-Ch P-Ch			1 -1	μA
R _{DS(ON)}	Drain-Source On-State Resistance ^a	V _{GS} =10V, I _D = 6.7A V _{GS} =-10V, I _D = -6.1A	N-Ch P-Ch		21 25	25.5 33	m
		V _{GS} =4.5V, I _D = 5.0A V _{GS} =-4.5V, I _D = -5.0A	N-Ch P-Ch		33 32	40 43	
V _{SD}	Diode Forward Voltage	I _S =1.7A, V _{GS} =0V I _S =-1.7A, V _{GS} =0V	N-Ch P-Ch		0.78 0.77	1.2	V
DYNAMIC							
Q _g	Total Gate Charge	N-Channel V _{DS} =15V, V _{GS} =10V, I _D =6.7A P-Channel V _{DS} =-15V, V _{GS} =-10V, I _D =-6.1A	N-Ch P-Ch		11 23		nC
Q _{gs}	Gate-Source Charge		N-Ch P-Ch		3 4		
Q _{gd}	Gate-Drain Charge		N-Ch P-Ch		2 3.7		
C _{iss}	Input Capacitance	N-Channel V _{DS} =15V, V _{GS} =0V, f=1MHz P-Channel V _{DS} =15V, V _{GS} =0V, f=1MHz	N-Ch P-Ch		360 880		pF
C _{oss}	Output Capacitance		N-Ch P-Ch		67 130		
C _{rss}	Reverse Transfer Capacitance		N-Ch P-Ch		20 40		
R _g	Gate Resistance	V _{DS} =0V, V _{GS} =0V, f=1MHz	N-Ch P-Ch		2.2 4.2		
t _{d(on)}	Turn-On Delay Time	N-Channel V _{DD} =15V, R _L =15 I _D =1A, V _{GEN} =10V, R _G =6 P-Channel V _{DD} =-15V, R _L =15 I _D =-1A, V _{GEN} =-10V, R _G =6	N-Ch P-Ch		10 38		ns
t _r	Turn-On Rise Time		N-Ch P-Ch		13 19		
t _{d(off)}	Turn-Off Delay Time		N-Ch P-Ch		31 58		
t _f	Turn-Off Fall Time		N-Ch P-Ch		4 9		

Notes: a. Pulse test: pulse width 300us, duty cycle 2%, Guaranteed by design, not subject to production testing.







b. Matsuki reserves the right to improve product design, functions and reliability without notice.



N- and P-Channel 30-V (D-S) MOSFET

Typical Characteristics (T_J = 25 Noted)






N-CHANNEL



N- and P-Channel 30-V (D-S) MOSFET

Typical Characteristics (T_J = 25°C Noted)


N-CHANNEL



N- and P-Channel 30-V (D-S) MOSFET


Typical Characteristics (T_J = 25 Noted)

On Resistance vs. Junction Temperature




P-CHANNEL


On-Resistance vs. Drain Current




Capacitance




On-Resistance vs. Gate-to-Source Voltage



Threshold Voltage









On-Region Characteristics





N- and P-Channel 30-V (D-S) MOSFET

Typical Characteristics (T_J = 25°C Noted)

P-CHANNEL



SOP-8 Package Outline



DIM	MILLIMETERS (mm)	
	MIN	MAX
A	1.35	1.75
A1	0.10	0.25
B	0.35	0.49
C	0.18	0.25
D	4.80	5.00
E	3.80	4.00
e	1.27 BSC	
H	5.80	6.20
L	0.40	1.25
	0°	7°

Note: 1. Refer to JEDEC MS-012AA.

2. Dimension "D" does not include mold flash, protrusions or gate burrs . Mold flash, protrusions or gate burrs shall not exceed 0.15 mm per side.

