

N- and P-Channel 30-V (D-S) MOSFET , ESD Protection
GENERAL DESCRIPTION



The ME4544D is the N- and P-Channel logic enhancement mode power field effect transistors are produced using high cell density, DMOS trench technology. This high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage application such as cellular phone and notebook computer power management and other battery powered circuits where high-side switching, and low in-line power loss are needed in a very small outline surface mount package.

FEATURES

- $R_{DS(ON)} \leq 27\text{m}\Omega @ V_{GS}=10\text{V}$ (N-Ch)
- $R_{DS(ON)} \leq 42\text{m}\Omega @ V_{GS}=4.5\text{V}$ (N-Ch)
- $R_{DS(ON)} \leq 62\text{m}\Omega @ V_{GS}=-10\text{V}$ (P-Ch)
- $R_{DS(ON)} \leq 83\text{m}\Omega @ V_{GS}=-4.5\text{V}$ (P-Ch)
- Super high density cell design for extremely low $R_{DS(ON)}$
- Exceptional on-resistance and maximum DC current capability

APPLICATIONS

- Power Management
- DC/DC Converter
- LCD TV & Monitor Display inverter
- CCFL inverter
- LCD Display inverter

PIN CONFIGURATION

Ordering Information: ME4544D (Pb-free)

ME4544D-G (Green product-Halogen free)

Absolute Maximum Ratings ($T_A=25^\circ\text{C}$ Unless Otherwise Noted)

Parameter		Symbol	N-Channel	P-Channel	Unit
Drain-Source Voltage		V_{DSS}	30	-30	V
Gate-Source Voltage		V_{GSS}	± 20	± 16	
Continuous Drain Current	$T_A=25^\circ\text{C}$	I_D	6.8	-4.5	A
	$T_A=70^\circ\text{C}$		5.4	-3.6	
Pulsed Drain Current		I_{DM}	27	-18	
Maximum Power Dissipation	$T_A=25^\circ\text{C}$	P_D	2	2	W
	$T_A=70^\circ\text{C}$		1.28	1.28	
Operating Junction and Storage Temperature Range		T_J, T_{Stg}	-55 to 150		°C
Thermal Resistance-Junction to Ambient *		$R_{\theta JA}$	62.5	62.5	°C/W

*The device mounted on 1in2 FR4 board with 2 oz copper



N- and P-Channel 30-V (D-S) MOSFET , ESD Protection
Electrical Characteristics (TA =25°C Unless Otherwise Specified)

Symbol	Parameter	Conditions		Min	Typ	Max	Unit
STATIC							
V(BR)DSS	Drain-Source Breakdown Voltage	V _{GS} =0V, I _D =250 μA V _{GS} =0V, I _D =-250 μA	N-Ch P-Ch	30 -30			V
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _D =250 μA V _{DS} =V _{GS} , I _D =-250 μA	N-Ch P-Ch	1.0 -1.0		3.0 -3.0	V
I _{GSS}	Gate Leakage Current	V _{DS} =0V, V _{GS} =±16V V _{DS} =0V, V _{GS} =±12V	N-Ch P-Ch			±10 ±10	μA
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =30V, V _{GS} =0V V _{DS} =-30V, V _{GS} =0V	N-Ch P-Ch			1 -1	μA
R _{D(S(ON))}	Drain-Source On-State Resistance ^a	V _{GS} =10V, I _D = 6.9A V _{GS} =-10V, I _D = -6.1A	N-Ch P-Ch		21 48	27 62	mΩ
		V _{GS} =4.5V, I _D = 5.8A V _{GS} =-4.5V, I _D = -5.1A	N-Ch P-Ch		34 65	42 83	
V _{SD}	Diode Forward Voltage	I _S =1.7A, V _{GS} =0V I _S =-1.7A, V _{GS} =0V	N-Ch P-Ch		0.78 0.8	1.2	V
DYNAMIC							
Q _g	Total Gate Charge	N-Channel V _{DS} =15V, V _{GS} =10V, I _D =6.9A P-Channel V _{DS} =-15V, V _{GS} =-10V, I _D =-6.1A	N-Ch P-Ch		11 11.7		nC
Q _{gs}	Gate-Source Charge		N-Ch P-Ch		3.1 3.3		
Q _{gd}	Gate-Drain Charge		N-Ch P-Ch		2.2 2		
C _{iss}	Input Capacitance	N-Channel V _{DS} =15V, V _{GS} =0V, f=1MHz P-Channel V _{DS} =15V, V _{GS} =0V, f=1MHz	N-Ch P-Ch		335 432		pF
C _{oss}	Output Capacitance		N-Ch P-Ch		74 79		
C _{rss}	Reverse Transfer Capacitance		N-Ch P-Ch		47 51		
t _{d(on)}	Turn-On Delay Time	N-Channel V _{DD} =15V, R _L =15Ω I _D =1A, V _{GEN} =10V, R _G =6Ω	N-Ch P-Ch		9 34.6		ns
t _r	Turn-On Rise Time		N-Ch P-Ch		17.6 18.9		
t _{d(off)}	Turn-Off Delay Time		N-Ch P-Ch		22.9 40.9		
t _f	Turn-Off Fall Time		N-Ch P-Ch		3.3 5.5		

Notes: a. Pulse test: pulse width ≤ 300us, duty cycle ≤ 2%, Guaranteed by design, not subject to production testing.







b. Matsuki Electric/ Force mos reserves the right to improve product design, functions and reliability without notice.



N- and P-Channel 30-V (D-S) MOSFET , ESD Protection





Typical Characteristics (T_J =25°C Noted)

N-CHANNEL



N- and P-Channel 30-V (D-S) MOSFET , ESD Protection







Typical Characteristics (T_J =25°C Noted) N-CHANNEL



N- and P-Channel 30-V (D-S) MOSFET , ESD Protection





Typical Characteristics (T_J =25°C Noted)

P-CHANNEL





N- and P-Channel 30-V (D-S) MOSFET , ESD Protection

Typical Characteristics (T_J =25°C Noted) P-CHANNEL



SOP-8 Package Outline



DIM	MILLIMETERS (mm)	
	MIN	MAX
A	1.35	1.75
A1	0.10	0.25
B	0.35	0.49
C	0.18	0.25
D	4.80	5.00
E	3.80	4.00
e	1.27 BSC	
H	5.80	6.20
L	0.40	1.25
θ	0°	7°

Note: 1. Refer to JEDEC MS-012AA.

2. Dimension "D" does not include mold flash, protrusions or gate burrs . Mold flash, protrusions or gate burrs shall not exceed 0.15 mm per side.

