

**N- and P-Channel 30-V (D-S) MOSFET , ESD Protection**

**GENERAL DESCRIPTION**

The ME4544D is the N- and P-Channel logic enhancement mode power field effect transistors are produced using high cell density , DMOS trench technology. This high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage application such as cellular phone and notebook computer power management and other battery powered circuits where high-side switching, and low in-line power loss are needed in a very small outline surface mount package.


**FEATURES**

- $R_{DS(ON)} \leq 27m\Omega @ V_{GS}=10V$  (N-Ch)
- $R_{DS(ON)} \leq 42m\Omega @ V_{GS}=4.5V$  (N-Ch)
- $R_{DS(ON)} \leq 62m\Omega @ V_{GS}=-10V$  (P-Ch)
- $R_{DS(ON)} \leq 83m\Omega @ V_{GS}=-4.5V$  (P-Ch)
- Super high density cell design for extremely low  $R_{DS(ON)}$
- Exceptional on-resistance and maximum DC current capability

**APPLICATIONS**


- Power Management
- DC/DC Converter
- LCD TV & Monitor Display inverter
- CCFL inverter
- LCD Display inverter

**PIN CONFIGURATION**



Ordering Information: ME4544D (Pb-free)

ME4544D-G (Green product-Halogen free)



**Absolute Maximum Ratings (TA=25°C Unless Otherwise Noted)**

Parameter	Symbol	N-Channel	P-Channel	Unit	
Drain-Source Voltage	$V_{DSS}$	30	-30	V	
Gate-Source Voltage	$V_{GSS}$	$\pm 20$	$\pm 16$		
Continuous Drain Current	$I_D$	$T_A=25^\circ C$	6.8	-4.5	A
		$T_A=70^\circ C$	5.4	-3.6	
Pulsed Drain Current	$I_{DM}$	27	-18		
Maximum Power Dissipation	$P_D$	$T_A=25^\circ C$	2	2	W
		$T_A=70^\circ C$	1.28	1.28	
Operating Junction and Storage Temperature Range	$T_J, T_{stg}$	-55 to 150		$^\circ C$	
Thermal Resistance-Junction to Ambient *	$R_{\theta JA}$	62.5	62.5	$^\circ C/W$	

\*The device mounted on 1in2 FR4 board with 2 oz copper

DCC  
正式發行

**N- and P-Channel 30-V (D-S) MOSFET , ESD Protection**
**Electrical Characteristics (TA=25°C Unless Otherwise Specified)**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
<b>STATIC</b>						
V <sub>(BR)DSS</sub>	Drain-Source Breakdown Voltage	V <sub>GS</sub> =0V, I <sub>D</sub> =250 μA V <sub>GS</sub> =0V, I <sub>D</sub> =-250 μA	N-Ch P-Ch	30 -30		V
V <sub>GS(th)</sub>	Gate Threshold Voltage	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =250 μA V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =-250 μA	N-Ch P-Ch	1.0 -1.0	3.0 -3.0	V
I <sub>GSS</sub>	Gate Leakage Current	V <sub>DS</sub> =0V, V <sub>GS</sub> =±16V V <sub>DS</sub> =0V, V <sub>GS</sub> =±12V	N-Ch P-Ch		±10 ±10	μA
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> =30V, V <sub>GS</sub> =0V V <sub>DS</sub> =-30V, V <sub>GS</sub> =0V	N-Ch P-Ch		1 -1	μA
R <sub>DS(ON)</sub>	Drain-Source On-State Resistance <sup>a</sup>	V <sub>GS</sub> =10V, I <sub>D</sub> = 6.9A V <sub>GS</sub> =-10V, I <sub>D</sub> = -6.1A	N-Ch P-Ch	21 48	27 62	mΩ
		V <sub>GS</sub> =4.5V, I <sub>D</sub> = 5.8A V <sub>GS</sub> =-4.5V, I <sub>D</sub> = -5.1A	N-Ch P-Ch	34 65	42 83	
V <sub>SD</sub>	Diode Forward Voltage	I <sub>S</sub> =1.7A, V <sub>GS</sub> =0V I <sub>S</sub> =-1.7A, V <sub>GS</sub> =0V	N-Ch P-Ch	0.78 0.8	1.2	V
<b>DYNAMIC</b>						
Q <sub>g</sub>	Total Gate Charge	N-Channel V <sub>DS</sub> =15V, V <sub>GS</sub> =10V, I <sub>D</sub> =6.9A P-Channel V <sub>DS</sub> =-15V, V <sub>GS</sub> =-10V, I <sub>D</sub> =-6.1A	N-Ch P-Ch	11 11.7		nC
Q <sub>gs</sub>	Gate-Source Charge		N-Ch P-Ch	3.1 3.3		
Q <sub>gd</sub>	Gate-Drain Charge		N-Ch P-Ch	2.2 2		
C <sub>iss</sub>	Input Capacitance	N-Channel V <sub>DS</sub> =15V, V <sub>GS</sub> =0V, f=1MHz P-Channel V <sub>DS</sub> =15V, V <sub>GS</sub> =0V, f=1MHz	N-Ch P-Ch	335 432		pF
C <sub>oss</sub>	Output Capacitance		N-Ch P-Ch	74 79		
C <sub>rss</sub>	Reverse Transfer Capacitance		N-Ch P-Ch	47 51		
t <sub>d(on)</sub>	Turn-On Delay Time	N-Channel V <sub>DD</sub> =15V, R <sub>L</sub> =15Ω I <sub>D</sub> =1A, V <sub>GEN</sub> =10V, R <sub>G</sub> =6Ω  P-Channel V <sub>DD</sub> =-15V, R <sub>L</sub> =15Ω I <sub>D</sub> =-1A, V <sub>GEN</sub> =-10V, R <sub>G</sub> =6Ω	N-Ch P-Ch	9 34.6		ns
t <sub>r</sub>	Turn-On Rise Time		N-Ch P-Ch	17.6 18.9		
t <sub>d(off)</sub>	Turn-Off Delay Time		N-Ch P-Ch	22.9 40.9		
t <sub>f</sub>	Turn-Off Fall Time		N-Ch P-Ch	3.3 5.5		







Notes: a. Pulse test: pulse width ≤ 300us, duty cycle ≤ 2%, Guaranteed by design, not subject to production testing.

b. Matsuki Electric/ Force mos reserves the right to improve product design, functions and reliability without notice.







**N- and P-Channel 30-V (D-S) MOSFET , ESD Protection**

**Typical Characteristics (T<sub>J</sub> =25°C Noted) N-CHANNEL**









**N- and P-Channel 30-V (D-S) MOSFET , ESD Protection**

**Typical Characteristics (T<sub>J</sub> =25°C Noted) N-CHANNEL**







**N- and P-Channel 30-V (D-S) MOSFET , ESD Protection**

**Typical Characteristics (T<sub>J</sub> =25°C Noted) P-CHANNEL**






**N- and P-Channel 30-V (D-S) MOSFET , ESD Protection**

**Typical Characteristics (T<sub>J</sub> =25°C Noted) P-CHANNEL**



**SOP-8 Package Outline**



DIM	MILLIMETERS (mm)	
	MIN	MAX
A	1.35	1.75
A1	0.10	0.25
B	0.35	0.49
C	0.18	0.25
D	4.80	5.00
E	3.80	4.00
e	1.27 BSC	
H	5.80	6.20
L	0.40	1.25
$\theta$	0°	7°

Note: 1. Refer to JEDEC MS-012AA.

2. Dimension "D" does not include mold flash, protrusions or gate burrs . Mold flash, protrusions or gate burrs shall not exceed 0.15 mm per side.

