


Dual N- and P-Channel 30-V (D-S)

GENERAL DESCRIPTION

The ME4548 is the dual N- and P-Channel logic enhancement mode power field effect transistors are produced using high cell density, DMOS trench technology. This high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage application such as cellular phone and notebook computer power management and other battery powered circuits where high-side switching , and low in-line power loss are needed in a very small outline surface mount package.

PIN CONFIGURATION




Ordering Information: ME4548 (Pb-free)
ME4548-G (Green product-Halogen free)

FEATURES

- $R_{DS(ON)} \leq 18 \text{ m}\Omega @ V_{GS}=10\text{V (N-Ch)}$
- $R_{DS(ON)} \leq 29 \text{ m}\Omega @ V_{GS}=4.5\text{V(N-Ch)}$
- $R_{DS(ON)} \leq 20\text{m}\Omega @ V_{GS}=-10\text{V(P-Ch)}$
- $R_{DS(ON)} \leq 29 \text{ m}\Omega @ V_{GS}=-4.5\text{V(P-Ch)}$
- Super high density cell design for extremely low $R_{DS(ON)}$
- Exceptional on-resistance and maximum DC current capability

APPLICATIONS

- Power Management in Note book
- Portable Equipment
- Battery Powered System
- DC/DC Converter
- Load Switching
- LCD Display inverter



Absolute Maximum Ratings (TA=25°C Unless Otherwise Noted)

Parameter	Symbol	N-Channel Maximum Ratings	P-Channel Maximum Ratings	Unit
Drain-Source Voltage	V_{DS}	30	-30	V
Gate-Source Voltage	V_{GS}	± 20	± 20	V
Continuous Drain Current*	$T_A=25^\circ\text{C}$	8.3	-7.3	A
	$T_A=70^\circ\text{C}$	6.6	-5.8	
Pulsed Drain Current	I_{DM}	33	-29	A
Maximum Power Dissipation*	$T_A=25^\circ\text{C}$	2	2	W
	$T_A=70^\circ\text{C}$	1.28	1.28	
Junction and Storage Temperature Range	T_J, T_{stg}	-55 to 150		$^\circ\text{C}$
Thermal Resistance-Junction to Ambient*	$R_{\theta JA}$	62.5		$^\circ\text{C/W}$

*The device mounted on 1in² FR4 board with 2 oz copper



Dual N- and P-Channel 30-V (D-S)
Electrical Characteristics (T_J = 25°C Unless Otherwise Specified)

Symbol	Parameter	Limit		Min	Typ	Max	Unit
STATIC							
V _{(BR)DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V, I _D =250 μA V _{GS} =0V, I _D =-250 μA	N-Ch P-Ch	30 -30			V
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _D =250 μA V _{DS} =V _{GS} , I _D =-250 μA	N-Ch P-Ch	1.0 -1.0		2.5 -2.5	V
I _{GSS}	Gate Leakage Current	V _{DS} =0V, V _{GS} =±20V V _{DS} =0V, V _{GS} =±20V	N-Ch P-Ch			±100 ±100	nA
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =24V, V _{GS} =0V V _{DS} =-24V, V _{GS} =0V	N-Ch P-Ch			1 -1	μA
R _{DS(ON)}	Drain-Source on-State Resistance ^a	V _{GS} =10V, I _D =8.1A	N-Ch		15	18	mΩ
		V _{GS} =-10V, I _D =-7.1A	P-Ch		17	20	
		V _{GS} =4.5V, I _D =6A	N-Ch		21	29	
		V _{GS} =-4.5V, I _D =-5.6A	P-Ch		21	29	
V _{SD}	Diode Forward Voltage	I _S =1A, V _{GS} =0V	N-Ch		0.75	1	V
		I _S =-1A, V _{GS} =0V	P-Ch		-0.7	-1	
DYNAMIC							
Q _g	Total Gate Charge	N-Channel V _{DS} =15V, V _{GS} =10V, I _D =8.1A P-Channel V _{DS} =-15V, V _{GS} =-10V, I _D =-7.1A	N-Ch P-Ch		16.6 31.7		nC
Q _{gs}	Gate-Source Charge		N-Ch P-Ch		3.8 5.6		
Q _{gd}	Gate-Drain Charge		N-Ch P-Ch		3.4 6.3		
C _{iss}	Input Capacitance	N-Channel V _{DS} =15V, V _{GS} =0V, f=1MHz P-Channel V _{DS} =-15V, V _{GS} =0V, f=1MHz	N-Ch P-Ch		502 892		pF
C _{oss}	Output Capacitance		N-Ch P-Ch		81 188		
C _{rss}	Reverse Transfer Capacitance		N-Ch P-Ch		59 133		
t _{d(on)}	Turn-On Delay Time	N-Channel V _{DD} =25V, R _L =25Ω I _D =1A, V _{GS} =10V, R _G =6Ω P-Channel V _{DD} =-15V, R _L =15Ω I _D =-1A, V _{GS} =-10V, R _G =6Ω	N-Ch P-Ch		11.1 43.4		ns
t _r	Turn-On Rise Time		N-Ch P-Ch		9.8 21.1		
t _{d(off)}	Turn-Off Delay Time		N-Ch P-Ch		32.9 92.6		
t _f	Turn-Off Fall Time		N-Ch P-Ch		4.5 20		







Notes: a. Pulse test: pulse width ≤ 300μs, duty cycle ≤ 2%, Guaranteed by design, not subject to production testing.

b. Matsuki Electric/ Force mos reserves the right to improve product design, functions and reliability without notice.

DCC
正式發行





Dual N- and P-Channel 30-V (D-S)
Typical Characteristics (T_J = 25°C Noted)

N-CHANNEL



Dual N- and P-Channel 30-V (D-S)
Typical Characteristics (T_J = 25°C Noted)







N-CHANNEL



Dual N- and P-Channel 30-V (D-S)





Typical Characteristics (T_J =25°C Noted)

P-CHANNEL





Dual N- and P-Channel 30-V (D-S)
Typical Characteristics (T_J = 25°C Noted)

P-CHANNEL



SOP-8 Package Outline



DIM	MILLIMETERS (mm)	
	MIN	MAX
A	1.35	1.75
A1	0.10	0.25
B	0.35	0.49
C	0.18	0.25
D	4.80	5.00
E	3.80	4.00
e	1.27 BSC	
H	5.80	6.20
L	0.40	1.25
θ	0°	7°

Note: 1. Refer to JEDEC MS-012AA.

2. Dimension "D" does not include mold flash, protrusions or gate burrs . Mold flash, protrusions or gate burrs shall not exceed 0.15 mm per side.

