

Dual N-Channel 30-V (D-S) MOSFET

GENERAL DESCRIPTION

The ME4936 is the Dual N-Channel logic enhancement mode power field effect transistors are produced using high cell density, DMOS trench technology. This high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage application such as cellular phone and notebook computer power management and other battery powered circuits where high-side switching, and low in-line power loss are needed in a very small outline surface mount package.



FEATURES

- RDS(ON) 36mΩ@VGS=10V
- RDS(ON) 45mΩ@VGS=4.5V
- Super high density cell design for extremely low RDS(ON)
- Exceptional on-resistance and maximum DC current capability


APPLICATIONS

- Power Management
- DC/DC Converter
- LCD TV & Monitor Display inverter
- CCFL inverter

PIN CONFIGURATION



N-Channel MOSFET



N-Channel MOSFET

Ordering Information: ME4936(Pb-free)

ME4936-G (Green product-Halogen free)

Absolute Maximum Ratings (TA=25 Unless Otherwise Noted)

Parameter		Symbol	10 secs	Steady State	Unit
Drain-Source Voltage		V _{DSS}	30		V
Gate-Source Voltage		V _{GSS}	±20		V
Continuous Drain Current (T _j =150 °C)	T _A =25	I _D	6.6	5.1	A
	T _A =70		5.1	4	
Pulsed Drain Current		I _{DM}	30		A
Continuous Source Current (Diode Conduction)		I _S	1.7	0.9	A
Maximum Power Dissipation	T _A =25	P _D	2.5	1.5	W
	T _A =70		1.5	0.9	
Operating Junction Temperature		T _J	-55 to 150		
Storage Temperature Range		T _{stg}	-55 to 150		
Thermal Resistance-Junction to Ambient*		R _{θJA}	50	82	/W
Thermal Resistance-Junction to Case*		R _{θJC}	50		/W

*The device mounted on 1in² FR4 board with 2 oz copper







Electrical Characteristics (T_A = 25 Unless Otherwise Specified)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
STATIC						
BV _{DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V, I _D =250 μA	30			V
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _D =250 μA	1.0	1.4	3.0	V
I _{GSS}	Gate Leakage Current	V _{DS} =0V, V _{GS} =±20V			±100	nA
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =30V, V _{GS} =0V			1	μA
		V _{DS} =30V, V _{GS} =0V			5	
		T _J =55				
R _{DS(ON)}	Drain-Source On-Resistance ^a	V _{GS} =10V, I _D = 5.9A		23	36	m
		V _{GS} =4.5V, I _D = 4.9A		34	45	
V _{SD}	Diode Forward Voltage	I _S =1.7A, V _{GS} =0V		0.8	1.2	V
DYNAMIC						
R _g	Gate resistance	V _{GS} =0V, V _{DS} =0V, f=1MHz		0.8		
C _{iss}	Input capacitance	V _{DS} =15V, V _{GS} =0V, f=1.0MHz		380	450	pF
C _{oss}	Output Capacitance			68		
C _{rss}	Reverse Transfer Capacitance			18		
Q _g	Total Gate Charge	V _{DS} =15V, V _{GS} =10V, I _D =5.9A		13	20	nC
Q _{gs}	Gate-Source Charge			3.5		
Q _{gd}	Gate-Drain Charge			3		
t _{d(on)}	Turn-On Delay Time	V _{DD} =15V, R _L =15 I _D =1.0A, V _{GEN} =10V R _G =6		9	12	ns
t _r	Turn-On Rise Time			14	18	
t _{d(off)}	Turn-Off Delay Time			32	42	
t _f	Turn-Off Fall time			5	8	






Notes: a. Pulse test; pulse width 300us, duty cycle 2%






Typical Characteristics (T_J = 25 °C Noted)



Typical Characteristics (T_J = 25 °C Noted)



SOP-8 Package Outline



DIM	MILLIMETERS	
	MIN	MAX
A	1.35	1.75
A1	0.10	0.25
B	0.35	0.49
C	0.18	0.25
D	4.80	5.00
E	3.80	4.00
e	1.27 BSC	
H	5.80	6.20
h	0.25	0.50
L	0.40	1.25
	0°	7°

