

Dual N-Channel 20-V (D-S) MOSFET, ESD Protection

GENERAL DESCRIPTION

The ME4938D is the Dual N-Channel logic enhancement mode power field effect transistors, using high cell density, DMOS trench technology. This high density process is especially tailored to minimize on state resistance. These devices are particularly suited for low voltage application such as cellular phone, notebook computer power management and other battery powered circuits, and low in-line power loss that are needed in a very small outline surface mount package.



FEATURES

- $R_{DS(ON)} \leq 16 \text{ m}\Omega @ VGS=4.5\text{V}$
- $R_{DS(ON)} \leq 23 \text{ m}\Omega @ VGS=2.5\text{V}$
- Super high density cell design for extremely low $R_{DS(ON)}$
- Exceptional on-resistance and maximum DC current capability

APPLICATIONS

- Power Management in Note book
- Portable Equipment
- Battery Powered System
- DC/DC Converter
- Load Switch
- DSC
- LCD Display inverter

PIN CONFIGURATION



Ordering Information: ME4938D (Pb-free)

ME4938D-G (Green product-Halogen free)

Absolute Maximum Ratings ($T_A=25^\circ\text{C}$ Unless Otherwise Noted)

Parameter	Symbol	Maximum Ratings	Unit
Drain-Source Voltage	V_{DS}	20	V
Gate-Source Voltage	V_{GS}	± 12	V
Continuous Drain Current $T_A=25^\circ\text{C}$	I_D	8.8	A
		7.0	
Pulsed Drain Current	I_{DM}	35	A
Maximum Power Dissipation $T_A=25^\circ\text{C}$	P_D	2	W
		1.2	
Junction and Storage Temperature Range	T_J, T_{stg}	-55 to 150	°C
Thermal Resistance-Junction to Ambient*	$R_{\theta JA}$	62.5	°C/W

The device mounted on 1in² FR4 board with 2 oz copper



**Dual N-Channel 20-V (D-S) MOSFET, ESD Protection
Electrical Characteristics ($T_A = 25^\circ C$ Unless Otherwise Specified)**







Symbol	Parameter	Limit	Min	Typ	Max	Unit
STATIC						
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{GS}=0V, I_D=250 \mu A$	20			V
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS}, I_D=250 \mu A$	0.5		1.5	V
I_{GSS}	Gate Leakage Current	$V_{DS}=0V, V_{GS}=\pm 10V$			± 10	μA
I_{DSS}	Zero Gate Voltage Drain Current	$V_{DS}=20V, V_{GS}=0V$			± 1	
$R_{DS(ON)}$	Drain-Source On-Resistance	$V_{GS}=4.5V, I_D=9.4A$		11	16	$m\Omega$
		$V_{GS}=2.5V, I_D=8.3A$		17	23	
V_{SD}	Diode Forward Voltage	$I_S=1.3A, V_{GS}=0V$		0.7		V
DYNAMIC^b						
Q_g	Total Gate Charge	$V_{DS}=10V, V_{GS}=10V, I_D=9.4A$		31.1		nC
Q_g	Total Gate Charge	$V_{DS}=10V, V_{GS}=4.5V, I_D=9.4A$		14.5		
Q_{gs}	Gate-Source Charge			3.9		
Q_{gd}	Gate-Drain Charge			4.9		
C_{iss}	Input Capacitance	$V_{DS}=10V, V_{GS}=0V, f=1MHz$		1897		pF
C_{oss}	Output Capacitance			995		
C_{rss}	Reverse Transfer Capacitance			535		
$t_{d(on)}$	Turn-On Delay Time	$V_{DD}=10V, R_L=10\Omega$ $I_D=1A, V_{GEN}=4.5V$ $R_G=6\Omega$		20		ns
t_r	Turn-On Rise Time			24.4		
$t_{d(off)}$	Turn-Off Delay Time			93.9		
t_f	Turn-Off Fall Time			11.1		

Notes: a. pulse test:pulse width $\leq 300\mu s$, duty cycle $\leq 2\%$,Guaranteed by design, not subject to production testing.

b. Matsuki Electric/ Force mos reserves the right to improve product design, functions and reliability without notice







**Dual N-Channel 20-V (D-S) MOSFET, ESD Protection
Typical Characteristics (T_J =25°C Noted)**



DCC
正式發行


Dual N-Channel 20-V (D-S) MOSFET, ESD Protection

Typical Characteristics (T_J =25°C Noted)



Dual N-Channel 20-V (D-S) MOSFET, ESD Protection

SOP-8 Package Outline



- Note: 1. Refer to JEDEC MS-012AA.
 2. Dimension "D" does not include mold flash, protrusions or gate burrs . Mold flash, protrusions or gate burrs shall not exceed 0.15 mm per side.

