


P-Channel 60-V (D-S) MOSFET

GENERAL DESCRIPTION

The ME4947 is the P-Channel logic enhancement mode power field effect transistors are produced using high cell density, DMOS trench technology. This high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage application such as cellular phone and notebook computer power management and other battery powered circuits where high-side switching , and low in-line power loss are needed in a very small outline surface mount package.

PIN CONFIGURATION




FEATURES

- $R_{DS(ON)} \leq 72m\Omega @ V_{GS} = -10V$
- $R_{DS(ON)} \leq 94m\Omega @ V_{GS} = -4.5V$
- Super high density cell design for extremely low $R_{DS(ON)}$
- Exceptional on-resistance and maximum DC current capability

APPLICATIONS

- Power Management in Note book
- Portable Equipment
- Battery Powered System
- DC/DC Converter
- Load Switch
- DSC
- LCD Display inverter



P-Channel MOSFET

Ordering Information: ME4947 (Pb-free)

ME4947-G (Green product-Halogen free)

Absolute Maximum Ratings ($T_A = 25^\circ\text{C}$ Unless Otherwise Noted)

Parameter		Symbol	Steady State	Unit
Drain-Source Voltage		V_{DSS}	-60	V
Gate-Source Voltage		V_{GSS}	± 20	V
Continuous Drain Current ($T_J = 150^\circ\text{C}$)	$T_A = 25^\circ\text{C}$	I_D	-4.4	A
	$T_A = 70^\circ\text{C}$		-3.5	
Pulsed Drain Current		I_{DM}	-18	A
Maximum Power Dissipation	$T_A = 25^\circ\text{C}$	P_D	2.5	W
	$T_A = 70^\circ\text{C}$		1.6	
Operating Junction Temperature		T_J	-55 to 150	$^\circ\text{C}$
Thermal Resistance-Junction to Ambient*		$R_{\theta JA}$	50	$^\circ\text{C/W}$

*The device mounted on 1in^2 FR4 board with 2 oz copper

DCC
正式發行

P-Channel 60-V (D-S) MOSFET

Electrical Characteristics (T_A=25°C Unless Otherwise Specified)

Symbol	Parameter	Limit	Min	Typ	Max	Unit
STATIC						
BV _{DSS}	Drain-Source Breakdown Voltage	V _{GS} =0, I _D =-250 μA	-60			V
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _D =-250 μA	-1		-3	V
I _{GSS}	Gate Leakage Current	V _{DS} =0V, V _{GS} =±20V			±100	nA
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =-60V, V _{GS} =0V			-1	μA
R _{DS(on)}	Drain-Source On-State Resistance	V _{GS} =-10V, I _D =-5A		60	72	mΩ
		V _{GS} =-4.5V, I _D =-4A		73	94	
V _{SD}	Diode Forward Voltage	I _S =-1A, V _{GS} =0V		-0.8	-1.2	V
DYNAMIC						
Q _g	Total Gate Charge	V _{DS} =-30V, V _{GS} =-10V, I _D =-4A		23		nC
Q _g	Total Gate Charge	V _{DS} =-30V, V _{GS} =-4.5V, I _D =-4A		11.4		
Q _{gs}	Gate-Source Charge			5.1		
Q _{gd}	Gate-Drain Charge			4.9		
C _{iss}	Input capacitance	V _{DS} =-15V, V _{GS} =0V, f=1MHz		1050		pF
C _{oss}	Output Capacitance			76		
C _{rss}	Reverse Transfer Capacitance			57		
t _{d(on)}	Turn-On Delay Time	V _{DD} =-30V, R _L =7.5Ω V _{GEN} =-10V, R _G =3Ω		38		ns
t _r	Turn-On Rise Time			18		
t _{d(off)}	Turn-Off Delay Time			51		
t _f	Turn-On Fall Time			6		







Notes: a. Pulse test: pulse width ≤ 300μs, duty cycle ≤ 2%, Guaranteed by design, not subject to production testing.

b. Matsuki reserves the right to improve product design, functions and reliability without notice.

DCC
正式發行





P-Channel 60-V (D-S) MOSFET

Typical Characteristics ($T_J = 25^\circ\text{C}$ Noted)






P-Channel 60-V (D-S) MOSFET

Typical Characteristics (T_J = 25°C Noted)



SOP-8 Package Outline



Symbol	MILLIMETERS (mm)	
	MIN	MAX
A	1.35	1.75
A1	0.10	0.25
B	0.35	0.49
C	0.18	0.25
D	4.80	5.00
E	3.80	4.00
e	1.27 BSC	
H	5.80	6.20
L	0.40	1.25
θ	0°	7°

DCC
正式發行