


P-Channel 60-V (D-S) MOSFET

GENERAL DESCRIPTION

The ME4947 is the P-Channel logic enhancement mode power field effect transistors are produced using high cell density, DMOS trench technology. This high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage application such as cellular phone and notebook computer power management and other battery powered circuits where high-side switching , and low in-line power loss are needed in a very small outline surface mount package.

PIN CONFIGURATION




FEATURES

- $R_{DS(ON)} \leq 72m\Omega @ V_{GS} = -10V$
- $R_{DS(ON)} \leq 94m\Omega @ V_{GS} = -4.5V$
- Super high density cell design for extremely low $R_{DS(ON)}$
- Exceptional on-resistance and maximum DC current capability

APPLICATIONS

- Power Management in Note book
- Portable Equipment
- Battery Powered System
- DC/DC Converter
- Load Switch
- DSC
- LCD Display inverter



P-Channel MOSFET

Ordering Information: ME4947 (Pb-free)

ME4947-G (Green product-Halogen free)

Absolute Maximum Ratings (TA=25°C Unless Otherwise Noted)

Parameter	Symbol	Steady State	Unit
Drain-Source Voltage	V_{DSS}	-60	V
Gate-Source Voltage	V_{GSS}	± 20	V
Continuous Drain Current (Tj=150°C)	I_D	TA=25°C	-4.4
		TA=70°C	-3.5
Pulsed Drain Current	I_{DM}	-18	A
Maximum Power Dissipation	P_D	TA=25°C	2.5
		TA=70°C	1.6
Operating Junction Temperature	T_J	-55 to 150	°C
Thermal Resistance-Junction to Ambient*	$R_{\theta JA}$	50	°C/W

*The device mounted on 1in² FR4 board with 2 oz copper



P-Channel 60-V (D-S) MOSFET

Electrical Characteristics (TA=25°C Unless Otherwise Specified)

Symbol	Parameter	Limit	Min	Typ	Max	Unit
STATIC						
BVDSS	Drain-Source Breakdown Voltage	VGS=0, ID=-250 μA	-60			V
VGS(th)	Gate Threshold Voltage	VDS=VGS, ID=-250 μA	-1		-3	V
IGSS	Gate Leakage Current	VDS=0V, VGS=±20V			±100	nA
IDSS	Zero Gate Voltage Drain Current	VDS=-60V, VGS=0V			-1	μA
RDS(ON)	Drain-Source On-State Resistance	VGS=-10V, ID= -5A		60	72	mΩ
		VGS=-4.5V, ID= -4A		73	94	
VSD	Diode Forward Voltage	IS=-1A, VGS=0V		-0.8	-1.2	V
DYNAMIC						
Qg	Total Gate Charge	VDS=-30V, VGS=-10V, ID=-4A		23		nC
Qg	Total Gate Charge	VDS=-30V, VGS=-4.5V, ID=-4A		11.4		
Qgs	Gate-Source Charge			5.1		
Qgd	Gate-Drain Charge			4.9		
Ciss	Input capacitance	VDS=-15V, VGS=0V, f=1MHz		1050		pF
Coss	Output Capacitance			76		
Crss	Reverse Transfer Capacitance			57		
td(on)	Turn-On Delay Time	VDD=-30V, RL=7.5Ω VGEN=-10V, RG=3Ω		38		ns
tr	Turn-On Rise Time			18		
td(off)	Turn-Off Delay Time			51		
tf	Turn-On Fall Time			6		







Notes: a. Pulse test: pulse width ≤ 300us, duty cycle ≤ 2%, Guaranteed by design, not subject to production testing.

b. Matsuki reserves the right to improve product design, functions and reliability without notice.

DCC
正式發行





P-Channel 60-V (D-S) MOSFET

Typical Characteristics (T_J = 25°C Noted)





P-Channel 60-V (D-S) MOSFET

Typical Characteristics (T_J = 25°C Noted)



SOP-8 Package Outline



Symbol	MILLIMETERS (mm)	
	MIN	MAX
A	1.35	1.75
A1	0.10	0.25
B	0.35	0.49
C	0.18	0.25
D	4.80	5.00
E	3.80	4.00
e	1.27 BSC	
H	5.80	6.20
L	0.40	1.25
θ	0°	7°

