


Dual N-Channel 100-V (D-S) MOSFET

GENERAL DESCRIPTION

The ME4950 is the Dual N-Channel logic enhancement mode power field effect transistors are produced using high cell density, DMOS trench technology. This high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage application such as cellular phone and notebook computer power management and other battery powered circuits where high-side switching and low in-line power loss are needed in a very small outline surface mount package.

PIN CONFIGURATION




FEATURES

- $R_{DS(ON)} \leq 115\text{m}\Omega @ V_{GS}=10\text{V}$
- $R_{DS(ON)} \leq 137\text{m}\Omega @ V_{GS}=4.5\text{V}$
- Super high density cell design for extremely low $R_{DS(ON)}$
- Exceptional on-resistance and maximum DC current capability

APPLICATIONS

- Power Management in Note book
- Portable Equipment
- Battery Powered System
- DC/DC Converter
- Load Switch
- LCD Display inverter



N-Channel MOSFET

N-Channel MOSFET

Ordering Information: ME4950 (Pb-free)

ME4950-G (Green product-Halogen free)

Absolute Maximum Ratings ($T_A=25^\circ\text{C}$ Unless Otherwise Noted)

Parameter	Symbol	Rating	Unit
Drain-Source Voltage	V_{DSS}	100	V
Gate-Source Voltage	V_{GSS}	± 20	V
Continuous Drain	I_D	3.3	A
		2.6	
Pulsed Drain Current	I_{DM}	13	A
Maximum Power Dissipation	P_D	2	W
		1.3	
Operating Junction & Storage Temperature Range	T_J	-55 to 150	°C
Thermal Resistance-Junction to Ambient *	$R_{\theta JA}$	62.5	°C/W

*The device mounted on 1in² FR4 board with 2 oz copper



Dual N-Channel 100-V (D-S) MOSFET
Electrical Characteristics (TA = 25°C Unless Otherwise Specified)

Symbol	Parameter	Limit	Min	Typ	Max	Unit
STATIC						
V _{BR(DSS)}	Drain-Source Breakdown Voltage	V _{GS} =0V, I _D =250 μA	100	110		V
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _D =250 μA	1.0		3.0	V
I _{GSS}	Gate Leakage Current	V _{DS} =0V, V _{GS} =±20V			±100	nA
I _{dss}	Zero Gate Voltage Drain Current	V _{DS} =100V, V _{GS} =0V			1	μA
R _{Ds(ON)}	Drain-Source On-Resistance ^a	V _{GS} =10V, I _D = 2.5A		95	115	mΩ
		V _{GS} =4.5V, I _D = 2.0A		105	137	
V _{SD}	Diode Forward Voltage	I _S =2.5A, V _{GS} =0V		0.8	1.2	V
DYNAMIC						
Q _g	Total Gate Charge	V _{DS} =80V, V _{GS} =10V, I _D =2.5A		24		nC
Q _g	Total Gate Charge	V _{DS} =80V, V _{GS} =4.5V, I _D =2.5A		14		
Q _{gs}	Gate-Source Charge			3.8		
Q _{gd}	Gate-Drain Charge			7.5		
C _{iss}	Input capacitance	V _{DS} =15V, V _{GS} =0V, f=1.0MHz		905		pF
C _{oss}	Output Capacitance			145		
C _{rss}	Reverse Transfer Capacitance			43		
R _g	Gate Resistance	V _{DS} =0V, V _{GS} =0V, f=1MHz		1		Ω
t _{d(on)}	Turn-On Delay Time	V _{DD} =50V, R _L =10Ω V _{GEN} =10V, R _G =6Ω		15		ns
t _r	Turn-On Rise Time			8		
t _{d(off)}	Turn-Off Delay Time			47		
t _f	Turn-Off Fall Time			6		







Notes: a. Pulse test: pulse width ≤ 300us, duty cycle ≤ 2%, Guaranteed by design, not subject to production testing.

b. Matsuki reserves the right to improve product design, functions and reliability without notice.








Dual N-Channel 100-V (D-S) MOSFET

Typical Characteristics (T_J = 25°C Noted)





Dual N-Channel 100-V (D-S) MOSFET

Typical Characteristics ($T_J = 25^\circ\text{C}$ Noted)



SOP-8 Package Outline



Symbol	MILLIMETERS (mm)	
	MIN	MAX
A	1.35	1.75
A1	0.10	0.25
B	0.35	0.49
C	0.18	0.25
D	4.80	5.00
E	3.80	4.00
e	1.27 BSC	
H	5.80	6.20
L	0.40	1.25
θ	0°	7°

