


**Dual N-Channel 100-V (D-S) MOSFET**

**GENERAL DESCRIPTION**

The ME4952 is the Dual N-Channel logic enhancement mode power field effect transistors are produced using high cell density, DMOS trench technology. This high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage application such as cellular phone and notebook computer power management and other battery powered circuits where high-side switching and low in-line power loss are needed in a very small outline surface mount package.

**PIN CONFIGURATION**



Ordering Information: ME4952 (Pb-free)

ME4952-G (Green product-Halogen free)

**Absolute Maximum Ratings (TA=25°C Unless Otherwise Noted)**

Parameter	Symbol	Maximum Ratings	Unit
Drain-Source Voltage	V <sub>DS</sub>	100	V
Gate-Source Voltage	V <sub>GS</sub>	±20	V
Continuous Drain Current	I <sub>D</sub>	TA=25°C	1.8
		TA=70°C	1.5
Pulsed Drain Current	I <sub>DM</sub>	7	A
Maximum Power Dissipation	P <sub>D</sub>	TA=25°C	2
		TA=70°C	1.3
Operating Junction & Storage Temperature Range	T <sub>J</sub>	-55 to 150	°C
Thermal Resistance-Junction to Ambient *	R <sub>θJA</sub>	62.5	°C/W


\*The device mounted on 1in<sup>2</sup> FR4 board with 2 oz copper

**FEATURES**

- R<sub>DS(ON)</sub> ≤ 270mΩ@V<sub>GS</sub>=10V
- R<sub>DS(ON)</sub> ≤ 295mΩ@V<sub>GS</sub>=6.0V
- R<sub>DS(ON)</sub> ≤ 350mΩ@V<sub>GS</sub>=4.5V
- Super high density cell design for extremely low R<sub>DS(ON)</sub>
- Exceptional on-resistance and maximum DC current capability

**APPLICATIONS**

- Power Management in Note book
- Portable Equipment
- Battery Powered System
- DC/DC Converter
- Load Switch
- LCD Display inverter



## Dual N-Channel 100-V (D-S) MOSFET

### Electrical Characteristics (TA=25°C Unless Otherwise Specified)

Symbol	Parameter	Limit	Min	Typ	Max	Unit
<b>STATIC</b>						
V <sub>BR(DSS)</sub>	Drain-Source Breakdown Voltage	V <sub>GS</sub> =0V, I <sub>D</sub> =250 μA	100			V
V <sub>GS(th)</sub>	Gate Threshold Voltage	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =250 μA	1.0		3.0	V
I <sub>GSS</sub>	Gate Leakage Current	V <sub>DS</sub> =0V, V <sub>GS</sub> =±20V			±100	nA
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> =100V, V <sub>GS</sub> =0V			1	μA
R <sub>DS(ON)</sub>	Drain-Source On-Resistance <sup>a</sup>	V <sub>GS</sub> =10V, I <sub>D</sub> = 1.3A		220	270	mΩ
		V <sub>GS</sub> =6.0V, I <sub>D</sub> = 1.3A		235	295	
		V <sub>GS</sub> =4.5V, I <sub>D</sub> = 1.0A		270	350	
V <sub>SD</sub>	Diode Forward Voltage	I <sub>S</sub> =1.3A, V <sub>GS</sub> =0V		0.8	1.2	V
<b>DYNAMIC</b>						
Q <sub>g</sub>	Total Gate Charge	V <sub>DS</sub> =50V, V <sub>GS</sub> =10V, I <sub>D</sub> =1.3A		12		nC
Q <sub>g</sub>	Total Gate Charge	V <sub>DS</sub> =50V, V <sub>GS</sub> =4.5V, I <sub>D</sub> =1.3A		6.5		
Q <sub>gs</sub>	Gate-Source Charge			2.7		
Q <sub>gd</sub>	Gate-Drain Charge			3.3		
C <sub>iss</sub>	Input capacitance	V <sub>DS</sub> =15V, V <sub>GS</sub> =0V, f=1.0MHz		333		pF
C <sub>oss</sub>	Output Capacitance			38		
C <sub>rss</sub>	Reverse Transfer Capacitance			11		
R <sub>g</sub>	Gate Resistance	V <sub>DS</sub> =0V, V <sub>GS</sub> =0V, f=1MHz		1.3		Ω
t <sub>d(on)</sub>	Turn-On Delay Time	V <sub>DD</sub> =50V, R <sub>L</sub> =50Ω V <sub>GEN</sub> =10V, R <sub>G</sub> =6Ω		9		ns
t <sub>r</sub>	Turn-On Rise Time			7		
t <sub>d(off)</sub>	Turn-Off Delay Time			29		
t <sub>f</sub>	Turn-Off Fall Time			4		








Notes: a. Pulse test: pulse width ≤ 300us, duty cycle ≤ 2%, Guaranteed by design, not subject to production testing.

b. Matsuki Electric/ Force mos reserves the right to improve product design, functions and reliability without notice.



Dual N-Channel 100-V (D-S) MOSFET


Typical Characteristics (T<sub>J</sub> = 25°C Noted)




Dual N-Channel 100-V (D-S) MOSFET

Typical Characteristics (T<sub>J</sub> = 25°C Noted)


Gate Charge




Body-diode characteristics





Maximum Forward Biased Safe Operating Area



Normalized Thermal Transient Impedance, Junction-to-Ambient



**SOP-8 Package Outline**



Symbol	MILLIMETERS (mm)	
	MIN	MAX
A	1.35	1.75
A1	0.10	0.25
B	0.35	0.49
C	0.18	0.25
D	4.80	5.00
E	3.80	4.00
e	1.27 BSC	
H	5.80	6.20
L	0.40	1.25
$\theta$	0°	7°

