


Dual N- Channel 100V (D-S) MOSFET

GENERAL DESCRIPTION

The ME4954 is the Dual N-Channel logic enhancement mode power field effect transistors are produced using high cell density, DMOS trench technology. This high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage application such as cellular phone and notebook computer power management and other battery powered circuits , and low in-line power loss are needed in a very small outline surface mount package.

PIN CONFIGURATION




FEATURES

- $R_{DS(ON)} \leq 80m\Omega @ V_{GS}=10V$
- $R_{DS(ON)} \leq 98m\Omega @ V_{GS}=4.5V$
- Super high density cell design for extremely low $R_{DS(ON)}$
- Exceptional on-resistance and maximum DC current capability

APPLICATIONS

- Power Management in Note book
- DC/DC Converter
- Load Switch
- LCD Display inverter



Ordering Information: ME4954 (Pb-free)

ME4954-G (Green product-Halogen free)

Absolute Maximum Ratings (TA=25°C Unless Otherwise Noted)

Parameter	Symbol	Maximum Ratings	Unit
Drain-Source Voltage	V_{DS}	100	V
Gate-Source Voltage	V_{GS}	± 20	V
Continuous Drain Current*	I_D	$T_A=25^\circ C$	4
		$T_A=70^\circ C$	3.2
Pulsed Drain Current	I_{DM}	16	A
Maximum Power Dissipation*	P_D	$T_A=25^\circ C$	2
		$T_A=70^\circ C$	1.3
Operating Junction and Storage Temperature Range	T_J, T_{stg}	-55 to 150	$^\circ C$
Thermal Resistance-Junction to Ambient*	$R_{\theta JA}$	62.5	$^\circ C/W$

*The device mounted on 1in² FR4 board with 2 oz copper



Dual N- Channel 100V (D-S) MOSFET

Electrical Characteristics (TA=25°C Unless Otherwise Specified)







Symbol	Parameter	Limit	Min	Typ	Max	Unit
STATIC						
V _{(BR)DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V, I _D =250 μA	100			V
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _D =250 μA	1		2.5	V
I _{GSS}	Gate Leakage Current	V _{DS} =0V, V _{GS} =±20V			±100	nA
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =80V, V _{GS} =0V			1	μA
R _{DS(ON)}	Drain-Source On-State Resistance ^a	V _{GS} =10V, I _D = 4A		65	80	mΩ
		V _{GS} =4.5V, I _D = 3.2A		75	98	
V _{SD}	Diode Forward Voltage	I _S =12A, V _{GS} =0V			1.3	V
DYNAMIC						
Q _g	Total Gate Charge	V _{DS} =80V, V _{GS} =10V, I _D =4A		28.8		nC
Q _g	Total Gate Charge			17.4		
Q _{gs}	Gate-Source Charge	V _{DS} =80V, V _{GS} =5V, I _D =4A		9.9		
Q _{gd}	Gate-Drain Charge			5.6		
C _{iss}	Input capacitance	V _{DS} =20V, V _{GS} =0V, F=1MHz		1106		pF
C _{oss}	Output Capacitance			73		
C _{rss}	Reverse Transfer Capacitance			46		
R _g	Gate Resistance	V _{DS} =0V, V _{GS} =0V, f=1MHz		2		Ω
t _{d(on)}	Turn-On Delay Time	V _{DS} =50V, R _L =12.5 Ω V _{GEN} =5V, R _G =4.7 Ω I _D =4A		27.3		ns
t _r	Turn-On Rise Time			89.9		
t _{d(off)}	Turn-Off Delay Time			36.8		
t _f	Turn-Off Fall Time			11		

Notes: a. Pulse test: pulse width ≤ 300us, duty cycle ≤ 2%, Guaranteed by design, not subject to production testing.

b. Matsuki Electric/ Force mos reserves the right to improve product design, functions and reliability without notice.




Dual N- Channel 100V (D-S) MOSFET
Typical Characteristics (T_J = 25°C Noted)




Dual N- Channel 100V (D-S) MOSFET
Typical Characteristics (T_J = 25°C Noted)


Gate Charge




Body-diode characteristics





Maximum Forward Biased Safe Operating Area



Normalized Thermal Transient Impedance, Junction-to-Ambient



SOP-8 Package Outline



DIM	MILLIMETERS (mm)	
	MIN	MAX
A	1.35	1.75
A1	0.10	0.25
B	0.35	0.49
C	0.18	0.25
D	4.80	5.00
E	3.80	4.00
e	1.27 BSC	
H	5.80	6.20
L	0.40	1.25
θ	0°	7°

Note: 1. Refer to JEDEC MS-012AA.

2. Dimension "D" does not include mold flash, protrusions or gate burrs . Mold flash, protrusions or gate burrs shall not exceed 0.15 mm per side.

