

N- and P-Channel 100-V (D-S) MOSFET

GENERAL DESCRIPTION

The ME4956 is the N- and P-Channel logic enhancement mode power field effect transistors are produced using high cell density, DMOS trench technology. This high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage application such as cellular phone and notebook computer power management and other battery powered circuits where high-side switching, and low in-line power loss are needed in a very small outline surface mount package.



FEATURES

- $R_{DS(ON)} \leq 116\text{m}\Omega @ V_{GS}=10\text{V}$ (N-Ch)
- $R_{DS(ON)} \leq 133\text{m}\Omega @ V_{GS}=-4.5\text{V}$ (N-Ch)
- $R_{DS(ON)} \leq 215\text{m}\Omega @ V_{GS}=-10\text{V}$ (P-Ch)
- $R_{DS(ON)} \leq 225\text{m}\Omega @ V_{GS}=-4.5\text{V}$ (P-Ch)
- Super high density cell design for extremely low $R_{DS(ON)}$
- Exceptional on-resistance and maximum DC current capability

APPLICATIONS

- Power Management
- DC/DC Converter
- LCD TV & Monitor Display inverter
- CCFL inverter
- LCD Display inverter

PIN CONFIGURATION



Ordering Information: ME4956 (Pb-free)

ME4956-G (Green product-Halogen free)

Absolute Maximum Ratings ($T_A=25^\circ\text{C}$ Unless Otherwise Noted)

Parameter	Symbol	N-Channel	P-Channel	Unit
Drain-Source Voltage	V_{DS}	100	-100	V
Gate-Source Voltage	V_{GS}	± 20	± 20	
Continuous Drain Current	$T_A=25^\circ\text{C}$	I_D	3.3	A
	$T_A=70^\circ\text{C}$		2.6	
Pulsed Drain Current	I_{DM}	13	10	A
Maximum Power Dissipation	$T_A=25^\circ\text{C}$	P_D	2	W
	$T_A=70^\circ\text{C}$		1.3	
Junction and Storage Temperature Range	T_J, T_{STG}	-55 to 150		°C
Thermal Resistance-Junction to Ambient *	$R_{\theta JA}$	62.5	62.5	°C/W

*The device mounted on 1in2 FR4 board with 2 oz copper



N- and P-Channel 100-V (D-S) MOSFET
Electrical Characteristics (T_j=25°C Unless Otherwise Specified)

Symbol	Parameter	Conditions		Min	Typ	Max	Unit
STATIC							
V _{(BR)DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V, I _D =250 μA V _{GS} =0V, I _D =-250 μA	N-Ch P-Ch	100 -100			V
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _D =250 μA V _{DS} =V _{GS} , I _D =-250 μA	N-Ch P-Ch	1 -1		3 -3	V
I _{GSS}	Gate Leakage Current	V _{DS} =0V, V _{GS} =±20V V _{DS} =0V, V _{GS} =±20V	N-Ch P-Ch			±100 ±100	nA
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =80V, V _{GS} =0V V _{DS} =-80V, V _{GS} =0V	N-Ch P-Ch			1 -1	μA
R _{D(S(ON))}	Drain-Source On-State Resistance ^a	V _{GS} =10V, I _D = 5.5A V _{GS} =-10V, I _D = -5.5A	N-Ch P-Ch		89 165	116 215	mΩ
		V _{GS} =4.5V, I _D = 4A V _{GS} =-4.5V, I _D = -4A	N-Ch P-Ch		103 173	133 225	
V _{SD}	Diode Forward Voltage	I _S =5.5A, V _{GS} =0V I _S =-5.5A, V _{GS} =0V	N-Ch P-Ch		0.85 -0.88	1.1 -1.1	V
DYNAMIC							
Q _g	Total Gate Charge	N-Channel V _{DS} =50V, V _{GS} =10V, I _D =9.6A P-Channel V _{DS} =-50V, V _{GS} =-10V, I _D =-5.5A	N-Ch P-Ch		21.9 26.9		nC
Q _g	Total Gate Charge	N-Channel V _{DS} =50V, V _{GS} =4.5V, I _D =9.6A P-Channel V _{DS} =-50V, V _{GS} =-4.5V, I _D =-5.5A	N-Ch P-Ch		10.8 12.7		
Q _{gs}	Gate-Source Charge		N-Ch P-Ch		5.4 6.3		
Q _{gd}	Gate-Drain Charge		N-Ch P-Ch		6.5 5.8		
C _{iss}	Input Capacitance	N-Channel V _{DS} =25V, V _{GS} =0V, f=1MHz P-Channel V _{DS} =-25V, V _{GS} =0V, f=1MHz	N-Ch P-Ch		848 1236		pF
C _{oss}	Output Capacitance		N-Ch P-Ch		43 59		
C _{rss}	Reverse Transfer Capacitance		N-Ch P-Ch		33 41		
t _{d(on)}	Turn-On Delay Time	N-Channel V _{DD} =50V, R _L =50Ω I _D =1A, V _{GS} =10V, R _G =6Ω P-Channel V _{DD} =50V, R _L =50Ω I _D =-1A, V _{GS} =-10V, R _G =6Ω	N-Ch P-Ch		12.5 36.1		ns
t _r	Turn-On Rise Time		N-Ch P-Ch		25 7.9		
t _{d(off)}	Turn-Off Delay Time		N-Ch P-Ch		33.2 67.8		
t _f	Turn-Off Fall Time		N-Ch P-Ch		22.1 6.7		


Notes: a. Pulse test: pulse width ≤ 300us, duty cycle ≤ 2%, Guaranteed by design, not subject to production testing.

b. Matsuki Electric/ Force mos reserves the right to improve product design, functions and reliability without notice.








N- and P-Channel 100-V (D-S) MOSFET

Typical Characteristics (T_J = 25°C Noted)







N-CHANNEL



N- and P-Channel 100-V (D-S) MOSFET

Typical Characteristics (T_J =25°C Noted)







N-CHANNEL



N- and P-Channel 100-V (D-S) MOSFET

Typical Characteristics (T_J = 25°C Noted)





P-CHANNEL






N- and P-Channel 100-V (D-S) MOSFET

Typical Characteristics (T_J = 25°C Noted)

P-CHANNEL



SOP-8 Package Outline



DIM	MILLIMETERS (mm)	
	MIN	MAX
A	1.35	1.75
A1	0.10	0.25
B	0.35	0.49
C	0.18	0.25
D	4.80	5.00
E	3.80	4.00
e	1.27 BSC	
H	5.80	6.20
L	0.40	1.25
θ	0°	7°

