


N- and P-Channel 100-V (D-S) MOSFET

GENERAL DESCRIPTION

The ME4956 is the N- and P-Channel logic enhancement mode power field effect transistors are produced using high cell density , DMOS trench technology. This high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage application such as cellular phone and notebook computer power management and other battery powered circuits where high-side switching, and low in-line power loss are needed in a very small outline surface mount package.

PIN CONFIGURATION




FEATURES

- $R_{DS(ON)} \leq 116m\Omega @ V_{GS}=10V$ (N-Ch)
- $R_{DS(ON)} \leq 133m\Omega @ V_{GS}=4.5V$ (N-Ch)
- $R_{DS(ON)} \leq 215m\Omega @ V_{GS}=-10V$ (P-Ch)
- $R_{DS(ON)} \leq 225m\Omega @ V_{GS}=-4.5V$ (P-Ch)
- Super high density cell design for extremely low $R_{DS(ON)}$
- Exceptional on-resistance and maximum DC current capability

APPLICATIONS

- Power Management
- DC/DC Converter
- LCD TV & Monitor Display inverter
- CCFL inverter
- LCD Display inverter



Ordering Information: ME4956 (Pb-free)

ME4956-G (Green product-Halogen free)

Absolute Maximum Ratings ($T_A=25^\circ C$ Unless Otherwise Noted)

Parameter	Symbol	N-Channel	P-Channel	Unit
Drain-Source Voltage	V_{DS}	100	-100	V
Gate-Source Voltage	V_{GS}	± 20	± 20	V
Continuous Drain Current	I_D	$T_A=25^\circ C$	3.3	2.4
		$T_A=70^\circ C$	2.6	1.9
Pulsed Drain Current	I_{DM}	13	10	A
Maximum Power Dissipation	P_D	$T_A=25^\circ C$	2	2
		$T_A=70^\circ C$	1.3	1.3
Junction and Storage Temperature Range	T_J, T_{stg}	-55 to 150		$^\circ C$
Thermal Resistance-Junction to Ambient *	$R_{\theta JA}$	62.5	62.5	$^\circ C/W$

*The device mounted on 1in2 FR4 board with 2 oz copper



N- and P-Channel 100-V (D-S) MOSFET
Electrical Characteristics ($T_j=25^\circ\text{C}$ Unless Otherwise Specified)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit	
STATIC							
$V_{(BR)DSS}$	Drain-Source Breakdown Voltage	$V_{GS}=0V, I_D=250\mu A$ $V_{GS}=0V, I_D=-250\mu A$	N-Ch P-Ch	100 -100		V	
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS}, I_D=250\mu A$ $V_{DS}=V_{GS}, I_D=-250\mu A$	N-Ch P-Ch	1 -1	3 -3	V	
I_{GSS}	Gate Leakage Current	$V_{DS}=0V, V_{GS}=\pm 20V$ $V_{DS}=0V, V_{GS}=\pm 20V$	N-Ch P-Ch		± 100 ± 100	nA	
I_{DSS}	Zero Gate Voltage Drain Current	$V_{DS}=80V, V_{GS}=0V$ $V_{DS}=-80V, V_{GS}=0V$	N-Ch P-Ch		1 -1	μA	
$R_{DS(ON)}$	Drain-Source On-State Resistance ^a	$V_{GS}=10V, I_D=5.5A$ $V_{GS}=-10V, I_D=-5.5A$	N-Ch P-Ch		89 165	116 215	m Ω
		$V_{GS}=4.5V, I_D=4A$ $V_{GS}=-4.5V, I_D=-4A$	N-Ch P-Ch		103 173	133 225	
V_{SD}	Diode Forward Voltage	$I_S=5.5A, V_{GS}=0V$ $I_S=-5.5A, V_{GS}=0V$	N-Ch P-Ch		0.85 -0.88	1.1 -1.1	V
DYNAMIC							
Q_g	Total Gate Charge	N-Channel $V_{DS}=50V, V_{GS}=10V, I_D=9.6A$ P-Channel $V_{DS}=-50V, V_{GS}=-10V, I_D=-5.5A$	N-Ch P-Ch		21.9 26.9		nC
Q_g	Total Gate Charge	N-Channel $V_{DS}=50V, V_{GS}=4.5V, I_D=9.6A$ P-Channel $V_{DS}=-50V, V_{GS}=-4.5V, I_D=-5.5A$	N-Ch P-Ch		10.8 12.7		
Q_{gs}	Gate-Source Charge		N-Ch P-Ch		5.4 6.3		
Q_{gd}	Gate-Drain Charge	N-Ch P-Ch		6.5 5.8			
C_{iss}	Input Capacitance	N-Channel $V_{DS}=25V, V_{GS}=0V, f=1MHz$ P-Channel $V_{DS}=-25V, V_{GS}=0V, f=1MHz$	N-Ch P-Ch		848 1236		pF
C_{oss}	Output Capacitance		N-Ch P-Ch		43 59		
C_{rss}	Reverse Transfer Capacitance		N-Ch P-Ch		33 41		
$t_{d(on)}$	Turn-On Delay Time	N-Channel $V_{DD}=50V, R_L=50\Omega$ $I_D=1A, V_{GS}=10V, R_G=6\Omega$ P-Channel $V_{DD}=-50V, R_L=50\Omega$ $I_D=-1A, V_{GS}=-10V, R_G=6\Omega$	N-Ch P-Ch		12.5 36.1		ns
t_r	Turn-On Rise Time		N-Ch P-Ch		25 7.9		
$t_{d(off)}$	Turn-Off Delay Time		N-Ch P-Ch		33.2 67.8		
t_f	Turn-Off Fall Time		N-Ch P-Ch		22.1 6.7		

 Notes: a. Pulse test: pulse width $\leq 300\mu s$, duty cycle $\leq 2\%$, Guaranteed by design, not subject to production testing.

b. Matsuki Electric/ Force mos reserves the right to improve product design, functions and reliability without notice.




N- and P-Channel 100-V (D-S) MOSFET


Typical Characteristics (T_J = 25°C Noted)

N-CHANNEL


On Resistance vs. Junction Temperature




On Resistance vs. Drain Current




Capacitance




On Resistance vs. Gate-to-Source Voltage



Threshold Voltage







On-Region Characteristics



N- and P-Channel 100-V (D-S) MOSFET

Typical Characteristics (T_J =25°C Noted)







N-CHANNEL



N- and P-Channel 100-V (D-S) MOSFET

Typical Characteristics (T_J =25°C Noted)





P-CHANNEL






N- and P-Channel 100-V (D-S) MOSFET

Typical Characteristics (T_J = 25°C Noted)

P-CHANNEL



SOP-8 Package Outline



DIM	MILLIMETERS (mm)	
	MIN	MAX
A	1.35	1.75
A1	0.10	0.25
B	0.35	0.49
C	0.18	0.25
D	4.80	5.00
E	3.80	4.00
e	1.27 BSC	
H	5.80	6.20
L	0.40	1.25
θ	0°	7°

DCC
正式發行