



**N- Channel 20V (D-S) MOSFET**

**GENERAL DESCRIPTION**

The ME50N02 is the N-Channel logic enhancement mode power field effect transistors are produced using high cell density, DMOS trench technology. This high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage application such as cellular phone and notebook computer power management and other battery powered circuits where high-side switching, and low in-line power loss are needed in a very small outline surface mount package.

**PIN CONFIGURATION**



**FEATURES**

- $R_{DS(ON)} \leq 8m\Omega @ V_{GS}=10V$
- $R_{DS(ON)} \leq 9m\Omega @ V_{GS}=4.5V$
- $R_{DS(ON)} \leq 12m\Omega @ V_{GS}=2.5V$
- Super high density cell design for extremely low  $R_{DS(ON)}$
- Exceptional on-resistance and maximum DC current capability

**APPLICATIONS**

- Power Management
- DC/DC Converter

Ordering Information: ME50N02 (Pb-free)

ME50N02-G (Green product-Halogen free)

**Absolute Maximum Ratings (Tc=25°C Unless Otherwise Noted)**

Parameter	Symbol	Maximum Ratings	Unit
Drain-Source Voltage	$V_{DS}$	20	V
Gate-Source Voltage	$V_{GS}$	$\pm 12$	V
Continuous Drain Current	$I_D$	Tc=25°C	61.3
		Tc=70°C	49
Pulsed Drain Current	$I_{DM}$	245	A
Maximum Power Dissipation	$P_D$	Tc=25°C	48.1
		Tc=70°C	30.7
Operating Junction and Storage Temperature Range	$T_J, T_{stg}$	-55 to 150	°C
Thermal Resistance-Junction to Case*	$R_{\theta JC}$	2.6	°C/W

\* The device mounted on 1in<sup>2</sup> FR4 board with 2 oz copper.



**N- Channel 20V (D-S) MOSFET**
**Electrical Characteristics (T<sub>C</sub>=25°C Unless Otherwise Specified)**

Symbol	Parameter	Limit	Min	Typ	Max	Unit
<b>STATIC</b>						
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	V <sub>GS</sub> =0V, I <sub>D</sub> =250 μA	20			V
V <sub>GS(th)</sub>	Gate Threshold Voltage	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =250 μA	0.45		1.25	V
I <sub>GSS</sub>	Gate-Body Leakage	V <sub>DS</sub> =0V, V <sub>GS</sub> =±12V			±100	nA
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> =16V, V <sub>GS</sub> =0V			1	μA
R <sub>DS(ON)</sub>	Drain-Source On-Resistance*	V <sub>GS</sub> =10V, I <sub>D</sub> =20A		6	8	mΩ
		V <sub>GS</sub> =4.5V, I <sub>D</sub> =18A		7	9	
		V <sub>GS</sub> =2.5V, I <sub>D</sub> =12A		9	12	
V <sub>SD</sub>	Diode Forward Voltage *	I <sub>S</sub> =50A, V <sub>GS</sub> =0V			1.3	V
<b>DYNAMIC</b>						
Q <sub>g</sub>	Total Gate Charge	V <sub>DD</sub> =10V, V <sub>GS</sub> =5V, I <sub>D</sub> =20A		25.4		nC
Q <sub>gs</sub>	Gate-Source Charge			5.7		
Q <sub>gd</sub>	Gate-Drain Charge			10.8		
R <sub>g</sub>	Gate Resistance	V <sub>DS</sub> =0V, V <sub>GS</sub> =0V, f=1MHz		1.1		Ω
C <sub>iss</sub>	Input Capacitance	V <sub>DS</sub> =10V, V <sub>GS</sub> =0V, f=1MHz		2070		pF
C <sub>oss</sub>	Output Capacitance			264		
C <sub>rss</sub>	Reverse Transfer Capacitance			235		
t <sub>d(on)</sub>	Turn-On Delay Time	V <sub>GS</sub> =5V, R <sub>L</sub> =0.5Ω V <sub>DD</sub> =10V, R <sub>G</sub> =3.3Ω, I <sub>D</sub> =18A		23.1		ns
t <sub>r</sub>	Turn-On Rise Time			55.5		
t <sub>d(off)</sub>	Turn-Off Delay Time			70		
t <sub>f</sub>	Turn-Off Fall Time			15.3		







Notes: a. pulse test: pulse width ≤ 300us, duty cycle ≤ 2%, Guaranteed by design, not subject to production testing.

b. Matsuki Electric/ Force mos reserves the right to improve product design, functions and reliability without notice.







**N- Channel 20V (D-S) MOSFET**

**Typical Characteristics (T<sub>J</sub> =25°C Noted)**




**N- Channel 20V (D-S) MOSFET**

Typical Characteristics (T<sub>J</sub> =25°C Noted)



## TO-252 Package Outline



SYMBOL	MIN	MAX
A	2.10	2.50
B	0.40	0.90
C	0.40	0.90
D	5.30	6.30
D1	2.20	2.90
E	6.30	6.75
E1	4.80	5.50
L1	0.90	1.80
L2	0.50	1.10
L3	0.00	0.20
H	8.90	10.40
P	2.30 BSC	

DCC  
 正式發行