

N-Channel 100-V (D-S) MOSFET

GENERAL DESCRIPTION

The ME50N10T is the N-Channel logic enhancement mode power field effect transistors are produced using high cell density, DMOS trench technology. This high density process is especially tailored to minimize on-state resistance.



FEATURES

- $R_{DS(ON)} \leq 30m\Omega @ V_{GS}=10V$
- Super high density cell design for extremely low $R_{DS(ON)}$
- Exceptional on-resistance and maximum DC current capability

APPLICATIONS

- Power Management in Note book
- DC/DC Converter
- Load Switch
- LCD Display inverter

PIN CONFIGURATION



Ordering Information: ME50N10T (Pb-free)

ME50N10T-G (Green product-Halogen free)

Absolute Maximum Ratings (Tc=25°C Unless Otherwise Noted)

Parameter		Symbol	Maximum Ratings	Unit
Drain-Source Voltage		V_{DSS}	100	V
Gate-Source Voltage		V_{GSS}	±20	V
Continuous Drain Current	Tc=25°C	I_D	50	A
	Tc=70°C		41.8	
Pulsed Drain Current ^a		I_{DM}	200	A
Power Dissipation	Tc=25°C	P_D	150	W
	Tc=70°C		105	
Operating Junction and Storage Temperature Range		T_J, T_{stg}	-55 to 175	°C
Thermal Resistance-Junction to Case*		$R_{\theta JC}$	1	°C/W

* The device mounted on 1in² FR4 board with 2 oz copper.

N-Channel 100-V (D-S) MOSFET

Electrical Characteristics (T_A=25°C Unless Otherwise Specified)

Symbol	Parameter	Limit	Min	Typ	Max	Unit
STATIC						
BV _{DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V, I _D =250 μA	100			V
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _D =250 μA	2		4	V
I _{GSS}	Gate-Body Leakage	V _{GS} =±20V			±100	nA
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =100V, V _{GS} =0V			1	μA
R _{DS(ON)}	Drain-Source On-Resistance*	V _{GS} =10V, I _D =25A		23	30	mΩ
V _{SD}	Diode Forward Voltage *	I _S =55A, V _{GS} =0V			1.5	V
DYNAMIC						
Q _g	Total Gate Charge	V _{DD} =80V, V _{GS} =10V, I _D =55A		70		nC
Q _{gs}	Gate-Source Charge			16.8		
Q _{gd}	Gate-Drain Charge			24.2		
C _{iss}	Input Capacitance	V _{DS} =25V, V _{GS} =0V, f=1MHz		1281		pF
C _{oss}	Output Capacitance			164		
C _{rss}	Reverse Transfer Capacitance			111		
R _g	Gate Resistance	V _{DS} =0V, V _{GS} =0V, f=1MHz		0.9		Ω
t _{d(on)}	Turn-On Delay Time	V _{DS} =50V, R _L =50Ω V _{GS} =10V, R _G =25Ω		25.6		ns
t _r	Turn-On Rise Time			14.6		
t _{d(off)}	Turn-Off Delay Time			69.9		
t _f	Turn-Off Fall Time			15.1		







Notes: a. pulse test: pulse width ≤ 300us, duty cycle ≤ 2%, Guaranteed by design, not subject to production testing.

b. Matsuki Electric/ Force mos reserves the right to improve product design, functions and reliability without notice.

DCC
正式發行





N-Channel 100-V (D-S) MOSFET

Typical Characteristics (T_J =25°C Noted)




N-Channel 100-V (D-S) MOSFET

Typical Characteristics (T_J =25°C Noted)



TO-220 Package Outline



Symbol	MILLIMETERS (mm)	
	MIN	MAX
A	3.50	4.90
A1	1.00	1.40
A2	2.00	3.00
b	0.70	1.40
c	0.35	0.65
D	14.00	16.50
D1	8.30	9.50
E	9.60	10.70
e	2.54 BSC	
L	12.50	15.00
ØP	3.60 TYP	
Q	2.50	3.10
b2	1.10	1.80
L1	2.40	3.20

DCC
正式發行