



N- Channel 40-V (D-S) MOSFET

GENERAL DESCRIPTION

The ME60N04T is the N-Channel logic enhancement mode power field effect transistors are produced using high cell density DMOS trench technology. This high density process is especially tailored to minimize on-state resistance.

PIN CONFIGURATION



N-Channel MOSFET

FEATURES

- $R_{DS(ON)} \leq 12m\Omega @ V_{GS}=10V$
- $R_{DS(ON)} \leq 17m\Omega @ V_{GS}=4.5V$
- Super high density cell design for extremely low $R_{DS(ON)}$
- Exceptional on-resistance and maximum DC current capability

APPLICATIONS

- Power Management
- DC/DC Converter
- Load Switch

Ordering Information: ME60N04T (Pb-free)

ME60N04T-G (Green product-Halogen free)

Absolute Maximum Ratings (TA=25°C Unless Otherwise Noted)

Parameter	Symbol	Steady	Unit
Drain-Source Voltage	V_{DS}	40	V
Gate-Source Voltage	V_{GS}	± 20	V
Continuous Drain Current	I_D	$T_C=25^\circ C$	54
		$T_C=70^\circ C$	45
Pulsed Drain Current	I_{DM}	216	A
Maximum Power Dissipation	P_D	$T_C=25^\circ C$	56
		$T_C=70^\circ C$	39
Operating Junction Temperature	T_J	-55 to 175	°C
Thermal Resistance-Junction to Case*	$R_{\theta JC}$	2.7	°C/W

* The device mounted on 1in² FR4 board with 2 oz copper.



N- Channel 40-V (D-S) MOSFET

Electrical Characteristics (TA=25°C Unless Otherwise Specified)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
STATIC						
BV _{DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V, I _D =250 μA	40			V
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _D =250 μA	1		3	V
I _{GSS}	Gate-Body Leakage	V _{DS} =0V, V _{GS} =±20V			±100	nA
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =40V, V _{GS} =0V			1	μA
R _{DS(ON)}	Drain-Source On-Resistance*	V _{GS} =10V, I _D = 15A		9	12	mΩ
		V _{GS} =4.5V, I _D = 13A		13	17	
V _{SD}	Diode Forward Voltage *	I _S =15A, V _{GS} =0V		0.8	1.2	V
DYNAMIC						
Q _g	Total Gate Charge	V _{DS} =20V, V _{GS} =10V, I _D =15A		30		nC
Q _g	Total Gate Charge			15		
Q _{gs}	Gate-Source Charge	V _{DS} =20V, V _{GS} =4.5V, I _D =15A		6.2		
Q _{gd}	Gate-Drain Charge			7.8		
R _g	Gate Resistance	V _{DS} =0V, V _{GS} =0V, f=1MHz		1.3		Ω
C _{iss}	Input capacitance	V _{DS} =15V, V _{GS} =0V, f=1.0MHz		1250		pF
C _{oss}	Output Capacitance			170		
C _{rss}	Reverse Transfer Capacitance			54		
t _{d(on)}	Turn-On Delay Time	V _{DD} =20V, R _L =20Ω, I _D =1A V _{GEN} =10V, R _G =6Ω		17		ns
t _r	Turn-On Rise Time			10		
t _{d(off)}	Turn-Off Delay Time			54		
t _f	Turn-Off Fall Time			7		







Notes: a. Pulse test: pulse width ≤ 300us, duty cycle ≤ 2%, Guaranteed by design, not subject to production testing.

b. Matsuki Electric/ Force mos reserves the right to improve product design, functions and reliability without notice.

DCC
正式發行





N- Channel 40-V (D-S) MOSFET

Typical Characteristics (T_J = 25°C Noted)




N- Channel 40-V (D-S) MOSFET

Typical Characteristics (T_J = 25°C Noted)



TO-220 Package Outline



Symbol	MILLIMETERS (mm)	
	MIN	MAX
A	3.50	4.90
A1	1.00	1.40
A2	2.00	3.00
b	0.70	1.40
c	0.35	0.65
D	14.00	16.50
D1	8.30	9.50
E	9.60	10.70
e	2.54 BSC	
L	12.50	15.00
ØP	3.60 TYP	
Q	2.50	3.10
b2	1.10	1.80
L1	2.40	3.20

