


Dual N-Channel 20-V (G-S) MOSFET

GENERAL DESCRIPTION

The ME6874 is the Dual N-Channel logic enhancement mode power field effect transistors are produced using high cell density, DMOS trench technology. This high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage application such as cellular phone and notebook computer power management and other battery powered circuits where high-side switching and low in-line power loss are needed in a very small outline surface mount package.

PIN CONFIGURATION



Ordering Information: ME6874 (Pb-free)


ME6874-G (Green product-Halogen free)

FEATURES


- 20V/6.0A, $R_{DS(ON)}=25m\Omega@V_{GS}=4.5V$
- 20V/5.2A, $R_{DS(ON)}=32m\Omega@V_{GS}=2.5V$
- Super high density cell design for extremely low $R_{DS(ON)}$
- Exceptional on-resistance and maximum DC current capability

APPLICATIONS

- Power Management in Note book
- Portable Equipment
- Battery Powered System
- DC/DC Converter
- Load Switch
- DSC
- LCD Display inverter



N-Channel MOSFET



N-Channel MOSFET

Absolute Maximum Ratings ($T_A=25^\circ\text{C}$ Unless Otherwise Noted)

Parameter		Symbol	10 secs	Steady State	Unit
Drain-Source Voltage		V _{DSS}	20		V
Gate-Source Voltage		V _{GSS}	±12		V
Continuous Drain Current		I _D	5.3		A
Pulsed Drain Current		I _{DM}	21		A
Maximum Power Dissipation	T _A =25°C	P _D	1.14		W
	T _A =70°C		0.68		
Operating Junction Temperature		T _J	-55 to 150		°C
Thermal Resistance-Junction to Ambient*		R _{θJA}	T ≤ 10 sec	87	°C/W
			Steady State	110	
Thermal Resistance-Junction to Case		R _{θJC}	62		°C/W

Electrical Characteristics (TA=25°C Unless Otherwise Specified)







Symbol	Parameter	Limit	Min	Typ	Max	Unit
STATIC						
BVDSS	Drain-Source Breakdown Voltage	VGS=0, ID=250 μ A	20			V
VGS(th)	Gate Threshold Voltage	VDS=VGS, ID=250 μ A	0.4		0.9	V
IGSS	Gate Body Leakage	VDS=0V, VGS=±12V			±100	nA
IDSS	Zero Gate Voltage Drain Current	VDS=20V, VGS=0V			1	μ A
RDS(ON)	Drain-Source On-Resistance	VGS=4.5V, ID= 6.0A		20	25	m Ω
		VGS=2.5V, ID= 5.2A		25	32	
VSD	Diode Forward Voltage	IS=1.7A, VGS=0V		0.74	1.2	V
DYNAMIC						
Qg	Total Gate Charge	VDS=10V, VGS=4.5V, ID=6.0A		9.5		nC
Qgs	Gate-Source Charge			2.1		
Qgd	Gate-Drain Charge			2.6		
Rg	Gate resistance	VDS=0V, VGS=0V, f=1MHz		0.8		Ω
td(on)	Turn-On Delay Time	VDD=10V, ID=1.0A, VGEN=4.5V RG=6 Ω		9.5		ns
tr	Turn-On Rise Time			22		
td(off)	Turn-Off Delay Time			47		
tf	Turn-Off Fall Time			2.6		
Ciss	Input capacitance	VDS=15V, VGS=0V, f=1.0MHz		550		pF
Coss	Output Capacitance			76		
Crss	Reverse Transfer Capacitance			20		

Notes: a. pulse test: pulse width $\leq$ 300 μ s, duty cycle $\leq$ 2%, Guaranteed by design, not subject to production testing.

b. Matsuki Electric/ Force mos reserves the right to improve product design, functions and reliability without notice.






Dual N-Channel 20-V (G-S) MOSFET

Typical Characteristics (T_J = 25°C Noted)




Dual N-Channel 20-V (G-S) MOSFET

Typical Characteristics (T_J = 25°C Noted)



TSOP-6 Package Outline



SYMBOL	MILLIMETERS (mm)	
	MIN	MAX
A	0.90	1.20
A1	0.01	0.10
A2	0.90	1.15
b	0.25	0.50
C	0.10	0.20
D	2.80	3.10
E	2.60	3.00
E1	1.50	1.70
e	0.95 BSC	
e1	1.90 BSC	
L	0.30	0.60