


**Dual N-Channel 20-V (D-S) MOSFET**

**GENERAL DESCRIPTION**

The ME6970 Dual N-Channel logic enhancement mode power field effect transistors are produced using high cell density, DMOS trench technology. This high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage application such as cellular phone and notebook computer power management and other battery powered circuits where high-side switching, and low in-line power loss are needed in a very small outline surface mount package.

**PIN CONFIGURATION**




**FEATURES**

- $R_{DS(ON)} \leq 21m\Omega @ V_{GS}=10V$
- $R_{DS(ON)} \leq 24m\Omega @ V_{GS}=4.5V$
- $R_{DS(ON)} \leq 32m\Omega @ V_{GS}=2.5V$
- $R_{DS(ON)} \leq 50m\Omega @ V_{GS}=1.8V$
- Super high density cell design for extremely low  $R_{DS(ON)}$
- Exceptional on-resistance and maximum DC current capability

**APPLICATIONS**

- Power Management in Note book
- Portable Equipment
- Battery Powered System
- Load Switch



Ordering Information: ME6970 (Pb-free)

ME6970-G (Green product-Halogen free)

**Absolute Maximum Ratings ( $T_A=25^\circ\text{C}$  Unless Otherwise Noted)**

| Parameter                               |                        | Symbol          | Maximum Ratings | Unit               |
|-----------------------------------------|------------------------|-----------------|-----------------|--------------------|
| Drain-Source Voltage                    |                        | $V_{DS}$        | 20              | V                  |
| Gate-Source Voltage                     |                        | $V_{GS}$        | $\pm 12$        | V                  |
| Continuous Drain Current                | $T_A=25^\circ\text{C}$ | $I_D$           | 6.1             | A                  |
|                                         | $T_A=70^\circ\text{C}$ |                 | 4.9             |                    |
| Pulsed Drain Current                    |                        | $I_{DM}$        | 24.4            | A                  |
| Maximum Power Dissipation               | $T_A=25^\circ\text{C}$ | $P_D$           | 1.3             | W                  |
|                                         | $T_A=70^\circ\text{C}$ |                 | 0.8             |                    |
| Operating Junction Temperature          |                        | $T_J$           | -55 to 150      | $^\circ\text{C}$   |
| Thermal Resistance-Junction to Ambient* |                        | $R_{\theta JA}$ | 100             | $^\circ\text{C/W}$ |

\* The device mounted on 1in<sup>2</sup> FR4 board with 2 oz copper

DCC  
正式發行

## Dual N-Channel 20-V (D-S) MOSFET

Electrical Characteristics (TA=25°C Unless Otherwise Specified)

| Symbol              | Parameter                                     | Limit                                                                                                | Min | Typ  | Max       | Unit       |
|---------------------|-----------------------------------------------|------------------------------------------------------------------------------------------------------|-----|------|-----------|------------|
| <b>STATIC</b>       |                                               |                                                                                                      |     |      |           |            |
| BV <sub>DSS</sub>   | Drain-Source Breakdown Voltage                | V <sub>GS</sub> =0V, I <sub>D</sub> =250 $\mu$ A                                                     | 20  |      |           | V          |
| V <sub>GS(th)</sub> | Gate Threshold Voltage                        | V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =250 $\mu$ A                                       | 0.5 |      | 1         | V          |
| I <sub>GSS</sub>    | Gate Leakage Current                          | V <sub>DS</sub> =0V, V <sub>GS</sub> = $\pm$ 12V                                                     |     |      | $\pm$ 100 | nA         |
| I <sub>DSS</sub>    | Zero Gate Voltage Drain Current               | V <sub>DS</sub> =16V, V <sub>GS</sub> =0V                                                            |     |      | 1         | $\mu$ A    |
| R <sub>DS(on)</sub> | Drain-Source On-State Resistance <sup>a</sup> | V <sub>GS</sub> =10V, I <sub>D</sub> = 7A                                                            |     | 16.5 | 21        | m $\Omega$ |
|                     |                                               | V <sub>GS</sub> =4.5V, I <sub>D</sub> = 6.6A                                                         |     | 19   | 24        |            |
|                     |                                               | V <sub>GS</sub> =2.5V, I <sub>D</sub> = 5.5A                                                         |     | 23   | 32        |            |
|                     |                                               | V <sub>GS</sub> =1.8V, I <sub>D</sub> = 2A                                                           |     | 30   | 50        |            |
| V <sub>SD</sub>     | Diode Forward Voltage                         | I <sub>S</sub> =1A, V <sub>GS</sub> =0V                                                              |     | 0.7  | 1         | V          |
| <b>DYNAMIC</b>      |                                               |                                                                                                      |     |      |           |            |
| Q <sub>g</sub>      | Total Gate Charge                             | V <sub>DS</sub> =10V, V <sub>GS</sub> =4.5V, I <sub>D</sub> =7A                                      |     | 9.5  |           | nC         |
| Q <sub>gs</sub>     | Gate-Source Charge                            |                                                                                                      |     | 3.9  |           |            |
| Q <sub>gd</sub>     | Gate-Drain Charge                             |                                                                                                      |     | 2.8  |           |            |
| C <sub>iss</sub>    | Input Capacitance                             | V <sub>DS</sub> =15V, V <sub>GS</sub> =0V, f=1MHz                                                    |     | 690  |           | pF         |
| C <sub>oss</sub>    | Output Capacitance                            |                                                                                                      |     | 99   |           |            |
| C <sub>rss</sub>    | Reverse Transfer Capacitance                  |                                                                                                      |     | 31.3 |           |            |
| R <sub>g</sub>      | Gate resistance                               | V <sub>DS</sub> =0V, V <sub>GS</sub> =0V, f=1MHz                                                     |     | 1.5  |           | $\Omega$   |
| t <sub>d(on)</sub>  | Turn-On Delay Time                            | V <sub>DD</sub> =10V, R <sub>L</sub> =3 $\Omega$<br>V <sub>GEN</sub> =5V, R <sub>G</sub> =3 $\Omega$ |     | 13.5 |           | ns         |
| t <sub>r</sub>      | Turn-On Rise Time                             |                                                                                                      |     | 33.6 |           |            |
| t <sub>d(off)</sub> | Turn-Off Delay Time                           |                                                                                                      |     | 39.3 |           |            |
| t <sub>f</sub>      | Turn-Off Fall Time                            |                                                                                                      |     | 4.8  |           |            |

Notes: a. pulse test: pulse width  $\leq$  300 $\mu$ s, duty cycle  $\leq$  2%, Guaranteed by design, not subject to production testing.


b. Matsuki Electric/ Force mos reserves the right to improve product design, functions and reliability without notice.




**Dual N-Channel 20-V (D-S) MOSFET**

**Typical Characteristics (T<sub>J</sub> = 25°C Noted)**


On Resistance vs. Junction Temperature




On-Resistance vs. Drain Current




Capacitance




On-Resistance vs. Gate-to-Source Voltage



Threshold Voltage







On-Region Characteristics




### Dual N-Channel 20-V (D-S) MOSFET

#### Typical Characteristics (T<sub>J</sub> = 25°C Noted)



### TSSOP-8 Package



| SYMBOL | MILLIMETERS (mm) |      |
|--------|------------------|------|
|        | MIN              | MAX  |
| A      | -                | 1.20 |
| A1     | 0.05             | 0.15 |
| A2     | 0.90             | 1.05 |
| A3     | 0.34             | 0.54 |
| b      | 0.19             | 0.30 |
| c      | 0.09             | 0.20 |
| D      | 2.90             | 3.10 |
| E      | 6.20             | 6.60 |
| E1     | 4.30             | 4.50 |
| e      | 0.65BSC          |      |
| L      | 0.45             | 0.75 |
| L1     | 1.00REF          |      |
| L2     | 0.25BSC          |      |
| R      | 0.09             | -    |

