

Dual N-Channel 30-V (D-S) MOSFET , ESD Protection


GENERAL DESCRIPTION

The ME6978ED Dual N-Channel logic enhancement mode power field effect transistors are produced using high cell density, DMOS trench technology. This high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage application such as cellular phone and notebook computer power management and other battery powered circuits where high-side switching , and low in-line power loss are needed in a very small outline surface mount package.

PIN CONFIGURATION

(TSSOP-8)

Top View




FEATURES

- $R_{DS(ON)} \leq 20m\Omega @ V_{GS}=10V$
- $R_{DS(ON)} \leq 22m\Omega @ V_{GS}=4.5V$
- $R_{DS(ON)} \leq 23m\Omega @ V_{GS}=4V$
- $R_{DS(ON)} \leq 32m\Omega @ V_{GS}=2.5V$
- Super high density cell design for extremely low $R_{DS(ON)}$
- Exceptional on-resistance and maximum DC current capability

APPLICATIONS

- Power Management in Note book
- Portable Equipment
- Battery Powered System
- Load Switch
- DSC



Ordering Information: ME6978ED (Pb-free)

ME6978ED-G (Green product-Halogen free)

Absolute Maximum Ratings ($T_A=25^\circ\text{C}$ Unless Otherwise Noted)

Parameter		Symbol	Maximum	Unit
Drain-Source Voltage		V_{DSS}	30	V
Gate-Source Voltage		V_{GSS}	± 12	V
Continuous Drain Current($t_J=150^\circ\text{C}$)	$T_A=25^\circ\text{C}$	I_D	6.4	A
	$T_A=70^\circ\text{C}$		5.1	
Pulsed Drain Current		I_{DM}	26	A
Maximum Power Dissipation	$T_A=25^\circ\text{C}$	P_D	1.3	W
	$T_A=70^\circ\text{C}$		0.8	
Operating Junction Temperature		T_J	-55 to 150	$^\circ\text{C}$
Thermal Resistance-Junction to Ambient*		$R_{\theta JA}$	100	$^\circ\text{C/W}$

* The device mounted on 1in² FR4 board with 2 oz copper

DCC
正式發行

Dual N-Channel 30-V (D-S) MOSFET , ESD Protection

Electrical Characteristics (TA=25°C Unless Otherwise Specified)

Symbol	Parameter	Limit	Min	Typ	Max	Unit
STATIC						
BV _{DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V, I _D =250 μ A	30			V
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _D =250 μ A	0.5		1.5	V
I _{GSS}	Gate Leakage Current	V _{DS} =0V, V _{GS} = $\pm$ 10V			$\pm$ 10	μ A
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =30V, V _{GS} =0V			1	μ A
R _{DS(ON)}	Drain-Source On-State Resistance ^a	V _{GS} =10V, I _D =5A		15	20	m Ω
		V _{GS} =4.5V, I _D =5A		16.5	22	
		V _{GS} =4V, I _D =3A		19	23	
		V _{GS} =2.5V, I _D =3A		25	33	
V _{SD}	Diode Forward Voltage	I _S =5A, V _{GS} =0V		0.8	1.2	V
DYNAMIC						
Q _g	Total Gate Charge	V _{DS} =10V, V _{GS} =10V, I _D =7A		25		nC
Q _g	Total Gate Charge	V _{DS} =10V, V _{GS} =4.5V, I _D =7A		12		
Q _{gs}	Gate-Source Charge			4.2		
Q _{gd}	Gate-Drain Charge			3.8		
C _{iss}	Input Capacitance	V _{DS} =15V, V _{GS} =0V, f=1MHz		981		pF
C _{oss}	Output Capacitance			103		
C _{rss}	Reverse Transfer Capacitance			33		
t _{d(on)}	Turn-On Delay Time	V _{DD} =10V, R _L =10 Ω I _D =1A, V _{GEN} =4.5V R _G =10 Ω		49		μ s
t _r	Turn-On Rise Time			86		
t _{d(off)}	Turn-Off Delay Time			335		
t _f	Turn-Off Fall Time			132		







Notes: a. pulse test: pulse width $\leq$ 300 μ s, duty cycle $\leq$ 2%, Guaranteed by design, not subject to production testing.

b. Matsuki reserves the right to improve product design, functions and reliability without notice.








Dual N-Channel 30-V (D-S) MOSFET , ESD Protection

Typical Characteristics (T_J =25°C Noted)




Dual N-Channel 30-V (D-S) MOSFET , ESD Protection

Typical Characteristics (T_J =25°C Noted)



TSSOP-8 Package



SYMBOL	MILLIMETERS (mm)	
	MIN	MAX
A	-	1.20
A1	0.05	0.15
A2	0.90	1.05
A3	0.34	0.54
b	0.19	0.30
c	0.09	0.20
D	2.90	3.10
E	6.20	6.60
E1	4.30	4.50
e	0.65BSC	
L	0.45	0.75
L1	1.00REF	
L2	0.25BSC	
R	0.09	-

DCC
正式發行