


Dual P-Channel 20V (D-S) MOSFET

GENERAL DESCRIPTION

The ME6987-G is the Dual P-Channel logic enhancement mode power field effect transistors are produced using high cell density, DMOS trench technology. This high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage application such as cellular phone and notebook computer power management and other battery powered circuits where high-side switching and low in-line power loss are needed in a very small outline surface mount package.

PIN CONFIGURATION

(TSSOP-8)
Top View




Ordering Information: ME6987 -G (Green product-Halogen free)

FEATURES

- $R_{DS(ON)} \leq 31m\Omega @ V_{GS} = -4.5V$
- $R_{DS(ON)} \leq 43m\Omega @ V_{GS} = -2.5V$
- $R_{DS(ON)} \leq 63m\Omega @ V_{GS} = -1.8V$
- Super high density cell design for extremely low $R_{DS(ON)}$
- Exceptional on-resistance and maximum DC current capability

APPLICATIONS

- Power Management in Note book
- Portable Equipment
- Battery Powered System
- DC/DC Converter
- Load Switch
- DSC
- LCD Display inverter



Absolute Maximum Ratings ($T_A = 25^\circ C$ Unless Otherwise Noted)

Parameter		Symbol	Maximum Ratings	Unit
Drain-Source Voltage		V_{DS}	-20	V
Gate-Source Voltage		V_{GS}	± 12	V
Continuous Drain Current	$T_A = 25^\circ C$	I_D	-5	A
	$T_A = 70^\circ C$		-4	
Pulsed Drain Current		I_{DM}	-20	A
Maximum Power Dissipation	$T_A = 25^\circ C$	P_D	1.3	W
	$T_A = 70^\circ C$		0.8	
Junction and Storage Temperature Range		T_J, T_{stg}	-55 to 150	$^\circ C$
Thermal Resistance-Junction to Ambient*		$R_{\theta JA}$	100	$^\circ C/W$

*The device mounted on $1in^2$ FR4 board with 2 oz copper



Dual P-Channel 20V (D-S) MOSFET
Electrical Characteristics (T_J = 25°C Unless Otherwise Specified)

Symbol	Parameter	Limit	Min	Typ	Max	Unit
STATIC						
V _{(BR)DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V, I _D =-250 μ A	-20			V
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _D =-250 μ A	-0.3		-1	V
I _{GSS}	Gate Leakage Current	V _{DS} =0V, V _{GS} = $\pm$ 12V			$\pm$ 100	nA
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =-20V, V _{GS} =0V			-1	μ A
R _{DS(ON)}	Drain-Source On-Resistance	V _{GS} =-4.5V, I _D = -4.5A		24	31	m Ω
		V _{GS} =-2.5V, I _D = -3A		31	43	
		V _{GS} =-1.8V, I _D = -2A		45	63	
V _{SD}	Diode Forward Voltage	I _S =-0.5A, V _{GS} =0V		-0.62	-1	V
DYNAMIC						
Q _g	Total Gate Charge	V _{DS} =-10V, V _{GS} =-4.5V, I _D =-4.5A		14.8		nC
Q _{gs}	Gate-Source Charge			2.3		
Q _{gd}	Gate-Drain Charge			4.3		
C _{iss}	Input Capacitance	V _{DS} =-10V, V _{GS} =0V, f=1MHz		1107		pF
C _{oss}	Output Capacitance			139		
C _{rss}	Reverse Transfer Capacitance			136		
t _{d(on)}	Turn-On Delay Time	V _{DS} =-10V, R _L =10 Ω R _G =6 Ω , V _{GS} =-4.5V I _D =-1A		61.5		ns
t _r	Turn-On Rise Time			37		
t _{d(off)}	Turn-Off Delay Time			113		
t _f	Turn-Off Fall Time			41		

Notes: a. Pulse test; pulse width $\leq$ 300 μ s, duty cycle $\leq$ 2%


b. Matsuki Electric/ Force mos reserves the right to improve product design, functions and reliability without notice.




Dual P-Channel 20V (D-S) MOSFET

Typical Characteristics (T_J = 25°C Noted)


On Resistance vs. Junction Temperature




On Resistance vs. Drain Current




Capacitance




On Resistance vs. Gate-to-Source Voltage



Threshold Voltage







On-Region Characteristics



Dual P-Channel 20V (D-S) MOSFET

Typical Characteristics ($T_J = 25^\circ\text{C}$ Noted)



TSSOP-8 Package Outline

