



**N- Channel 100-V (D-S) MOSFET**
**GENERAL DESCRIPTION**

The ME70N10T is the N-Channel logic enhancement mode power field effect transistors are produced using high cell density, DMOS trench technology. This high density process is especially tailored to minimize on-state resistance.

**PIN CONFIGURATION**

(TO-220)



N-Channel MOSFET

**FEATURES**

- $R_{DS(ON)} \leq 17m\Omega @ V_{GS}=10V$
- Super high density cell design for extremely low  $R_{DS(ON)}$
- Exceptional on-resistance and maximum DC current capability

**APPLICATIONS**

- Power Management
- DC/DC Converter
- Load Switch

**Ordering Information:** ME70N10T (Pb-free)

ME70N10T-G (Green product-Halogen free)

**Absolute Maximum Ratings ( $T_c=25^\circ C$  Unless Otherwise Noted)**

Parameter	Symbol	Maximum Ratings	Unit
Drain-Source Voltage	$V_{DS}$	100	V
Gate-Source Voltage	$V_{GS}$	$\pm 20$	V
Continuous Drain Current	$I_D$	78.3	A
		62.6	
Pulsed Drain Current	$I_{DM}$	313	A
Maximum Power Dissipation	$P_D$	167	W
		107	
Operating Junction and Storage Temperature Range	$T_J, T_{stg}$	-55 to 175	°C
Thermal Resistance-Junction to Case*	$R_{eJC}$	0.75	°C/W

 \* The device mounted on 1in<sup>2</sup> FR4 board with 2 oz copper.


**N- Channel 100-V (D-S) MOSFET**
**Electrical Characteristics (T<sub>C</sub>=25°C Unless Otherwise Specified)**

Symbol	Parameter	Limit	Min	Typ	Max	Unit
<b>STATIC</b>						
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	V <sub>GS</sub> =0V, I <sub>D</sub> =250 μA	100			V
V <sub>G(S(th))</sub>	Gate Threshold Voltage	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =250 μA	2.0		4.0	V
I <sub>GSS</sub>	Gate-Body Leakage	V <sub>DS</sub> =0V, V <sub>GS</sub> =±20V			±100	nA
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> =100V, V <sub>GS</sub> =0V			1	μA
R <sub>D(S(ON))</sub>	Drain-Source On-Resistance*	V <sub>GS</sub> =10V, I <sub>D</sub> =45A		14	17	mΩ
V <sub>SD</sub>	Diode Forward Voltage *	I <sub>S</sub> =45A, V <sub>GS</sub> =0V		0.9	1.2	V
<b>DYNAMIC</b>						
Q <sub>G</sub>	Total Gate Charge	V <sub>DD</sub> =80V, V <sub>GS</sub> =10V, I <sub>D</sub> =28A		130		nC
Q <sub>G</sub>	Total Gate Charge			34.4		
Q <sub>GS</sub>	Gate-Source Charge	V <sub>DD</sub> =80V, V <sub>GS</sub> =4.5V, I <sub>D</sub> =28A		35.8		
Q <sub>GD</sub>	Gate-Drain Charge			48.7		
C <sub>ISS</sub>	Input Capacitance	V <sub>DS</sub> =15V, V <sub>GS</sub> =0V, f=1MHz		6280		pF
C <sub>OSS</sub>	Output Capacitance			438		
C <sub>rss</sub>	Reverse Transfer Capacitance			110		
t <sub>d(on)</sub>	Turn-On Delay Time	V <sub>DS</sub> =50V, R <sub>L</sub> =1.8Ω V <sub>GS</sub> =10V, R <sub>G</sub> =2.5Ω, I <sub>D</sub> =28A		45		ns
t <sub>r</sub>	Turn-On Rise Time			77		
t <sub>d(off)</sub>	Turn-Off Delay Time			100		
t <sub>f</sub>	Turn-Off Fall Time			15.5		







Notes: a. pulse test: pulse width ≤ 300us, duty cycle ≤ 2%, Guaranteed by design, not subject to production testing.

b. Matsuki Electric/ Force mos reserves the right to improve product design, functions and reliability without notice.







**N- Channel 100-V (D-S) MOSFET**

**Typical Characteristics (T<sub>J</sub> =25°C Noted)**




## **N- Channel 100-V (D-S) MOSFET**

### **Typical Characteristics ( $T_J = 25^\circ\text{C}$ Noted)**



N- Channel 100-V (D-S) MOSFET

**TO-220 Package Outline**



Symbol	MILLIMETERS (mm)	
	MIN	MAX
A	3.50	4.90
A1	1.00	1.40
A2	2.00	3.00
b	0.70	1.40
c	0.35	0.65
D	14.00	16.50
D1	8.30	9.50
E	9.60	10.70
e	2.54 BSC	
L	12.50	15.00
ØP	3.60 TYP	
Q	2.50	3.10
b2	1.10	1.80
L1	2.40	3.20

