

N-Channel 30V(D-S) Enhancement MOSFET


GENERAL DESCRIPTION

The ME7114-G is the N-Channel logic enhancement mode power field effect transistors are produced using high cell density , DMOS trench technology. This high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage application such as cellular phone and notebook computer power management and other battery powered circuits where Low-side switching , and low in-line power loss are needed in a very small outline surface mount package.


PIN CONFIGURATION

(DFN 3.3x3.3)

Top View



Bottom View




FEATURES

- $R_{DS(ON)} \leq 7m\Omega @ V_{GS}=10V$
- $R_{DS(ON)} \leq 10.5m\Omega @ V_{GS}=4.5V$
- Super high density cell design for extremely low $R_{DS(ON)}$
- Exceptional on-resistance and maximum DC current capability

APPLICATIONS

- Portable Equipment
- Battery Powered System
- DC/DC Converter
- Load Switch



N-Channel MOSFET

Ordering Information: ME7114-G (Green product-Halogen free)

Absolute Maximum Ratings ($T_A=25^\circ\text{C}$ Unless Otherwise Noted)

Parameter		Symbol	Steady State				Unit
Drain-Source Voltage		V _{DSS}	30				V
Gate-Source Voltage		V _{GSS}	±20				V
Continuous Drain Current(T _j =150°C)*	T _C =25°C	I _D	71				A
	T _C =70°C		57				
	T _A =25°C		18.4				
	T _A =70°C		14.7				
Pulsed Drain Current		I _{DM}	74				A
Maximum Power Dissipation*	T _C =25°C	P _D	52				W
	T _C =70°C		33				
	T _A =25°C		3.8				
	T _A =70°C		2.4				
Operating Junction Temperature		T _J	-55 to 150				°C
Thermal Resistance-Junction to Ambient*		R _{θJA}	Typ	26	Max	33	°C/W
Thermal Resistance-Junction to Case*		R _{θJC}	Typ	1.9	Max	2.4	

*The device mounted on 1in² FR4 board with 2 oz copper

N-Channel 30V(D-S) Enhancement MOSFET

Electrical Characteristics (TA=25°C Unless Otherwise Specified)

Symbol	Parameter	Limit	Min	Typ	Max	Unit
STATIC						
V(BR)DSS	Drain-Source Breakdown Voltage	VGS=0V, ID=250 μ A	30			V
VGS(th)	Gate Threshold Voltage	VDS=VGS, ID=250 μ A	1.0		3.0	V
IGSS	Gate Leakage Current	VDS=0V, VGS=±20V			±100	nA
IDSS	Zero Gate Voltage Drain Current	VDS=30V, VGS=0V			1	μ A
RDS(ON)	Drain-Source On-State Resistance ^a	VGS=10V, ID=13A		5.8	7	m Ω
		VGS=4.5V, ID=10A		8.5	10.5	
VSD	Diode Forward Voltage	IS=2.8A, VGS=0V		0.75	1.1	V
DYNAMIC						
Qg	Total Gate Charge	VDS=15V, VGS=10V, ID=13A		37		nC
Qg	Total Gate Charge	VDS=15V, VGS=4.5V, ID=13A		18		
Qgs	Gate-Source Charge			7.7		
Qgd	Gate-Drain Charge			8.8		
Ciss	Input Capacitance	VDS=15V, VGS=0V, F=1MHz		1690		pF
Coss	Output Capacitance			260		
Crss	Reverse Transfer Capacitance			84		
Rg	Gate-Resistance	VDS=0V, VGS=0V, F=1MHz		0.9		Ω
td(on)	Turn-On Delay Time	VDD=15V, RL=15 Ω ID=1A, VGEN=10V RG=6 Ω		20		ns
tr	Turn-On Rise Time			16		
td(off)	Turn-Off Delay Time			63		
tf	Turn-Off Fall Time			11		







Note: a. Pulse test: pulse width $\leq$ 300us, duty cycle $\leq$ 2%

b. Matsuki reserves the right to improve product design, functions and reliability without notice.

DCC
正式發行






N-Channel 30V(D-S) Enhancement MOSFET

Typical Characteristics (T_J = 25°C Noted)




N-Channel 30V(D-S) Enhancement MOSFET

Typical Characteristics (T_J = 25°C Noted)



PowerDFN 3.3x3.3 Package Outline



SYMBOL	MILLIMETERS (mm)	
	MIN	MAX
A	0.700	1.000
B	3.250	3.350
C	3.250	3.350
D	1.95REF.	
E	0.270	0.370
F	0.65BSC	
G	0.350	0.450
H	2.050	2.150
I	0.340	0.440
J	0.195	0.211
K	0.000	0.050
L	2.650	2.750

DCC
正式發行