


Dual N- and P-Channel 12-V (D-S) MOSFET

GENERAL DESCRIPTION

The ME7202 is the dual N-Channel + P-Channel logic enhancement mode power field effect transistors are produced using high cell density, DMOS trench technology. This high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage application such as cellular phone and notebook computer power management and other battery powered circuits where high-side switching , and low in-line power loss are needed in a very small outline surface mount package.

PIN CONFIGURATION

(DFN 2X2)
Bottom View



Ordering Information: ME7202 (Pb-free)


ME7202-G (Green product-Halogen free)

FEATURES


- $R_{DS(ON)} \leq 31 \text{ m}\Omega @ V_{GS}=4.5\text{V (N-Ch)}$
- $R_{DS(ON)} \leq 43 \text{ m}\Omega @ V_{GS}=2.5\text{V (N-Ch)}$
- $R_{DS(ON)} \leq 74 \text{ m}\Omega @ V_{GS}=1.8\text{V (N-Ch)}$
- $R_{DS(ON)} \leq 73\text{m}\Omega @ V_{GS}=-4.5\text{V (P-Ch)}$
- $R_{DS(ON)} \leq 120 \text{ m}\Omega @ V_{GS}=-2.5\text{V (P-Ch)}$
- $R_{DS(ON)} \leq 240 \text{ m}\Omega @ V_{GS}=-1.8\text{V (P-Ch)}$
- Super high density cell design for extremely low $R_{DS(ON)}$
- Exceptional on-resistance and maximum DC current capability

APPLICATIONS

- Power Management in Note book
- Portable Equipment
- Battery Powered System
- DC/DC Converter
- Load Switch
- LCD Display inverter



N-Channel MOSFET




P-Channel MOSFET

Absolute Maximum Ratings (TA=25°C Unless Otherwise Noted)

Parameter		Symbol	N-Channel Maximum Ratings	P-Channel Maximum Ratings	Unit
Drain-Source Voltage		V_{DS}	12	-12	V
Gate-Source Voltage		V_{GS}	± 8	± 8	V
Continuous Drain Current*	$T_A=25^\circ\text{C}$	I_D	7.4	-4.8	A
	$T_A=70^\circ\text{C}$		5.9	-3.9	
Pulsed Drain Current		I_{DM}	30	-19	A
Maximum Power Dissipation*	$T_A=25^\circ\text{C}$	P_D	2.7	2.7	W
	$T_A=70^\circ\text{C}$		1.7	1.7	
Junction and Storage Temperature Range		T_J, T_{stg}	-55 to 150		$^\circ\text{C}$
Thermal Resistance-Junction to Ambient*		$R_{\theta JA}$	45		$^\circ\text{C/W}$

*The device mounted on 1in² FR4 board with 2 oz copper



Dual N- and P-Channel 12-V (D-S) MOSFET

Electrical Characteristics (T_J = 25°C Unless Otherwise Specified)

Symbol	Parameter	Limit		Min	Typ	Max	Unit
STATIC							
V _{(BR)DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V, I _D =250 μA V _{GS} =0V, I _D =-250 μA	N-Ch P-Ch	12 -12			V
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _D =250 μA V _{DS} =V _{GS} , I _D =-250 μA	N-Ch P-Ch	0.4 -0.4		1 -1	V
I _{GSS}	Gate Leakage Current	V _{DS} =0V, V _{GS} =±8V V _{DS} =0V, V _{GS} =±8V	N-Ch P-Ch			±100 ±100	nA
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =12V, V _{GS} =0V V _{DS} =-12V, V _{GS} =0V	N-Ch P-Ch			1 -1	μA
R _{DS(ON)}	Drain-Source on-State Resistance ^a	V _{GS} =4.5V, I _D =5A	N-Ch		26	31	mΩ
		V _{GS} =-4.5V, I _D =-3.6A	P-Ch		61	73	
		V _{GS} =2.5V, I _D =4.6A	N-Ch		33	43	
		V _{GS} =-2.5V, I _D =-3.2A	P-Ch		92	120	
V _{SD}	Diode Forward Voltage	I _S =5.2A, V _{GS} =0V	N-Ch		0.85	1.2	V
		I _S =-3.4A, V _{GS} =0V	P-Ch		-0.8	-1.2	
DYNAMIC							
Q _g	Total Gate Charge	N-Channel V _{DS} =6V, V _{GS} =4.5V, I _D =6.5A P-Channel V _{DS} =-6V, V _{GS} =-4.5V, I _D =-4.3A	N-Ch P-Ch		6.5 6.4		nC
Q _{gs}	Gate-Source Charge		N-Ch P-Ch		2.1 2.0		
Q _{gd}	Gate-Drain Charge		N-Ch P-Ch		1.5 1.9		
C _{iss}	Input Capacitance	N-Channel V _{DS} =6V, V _{GS} =0V, f=1MHz P-Channel V _{DS} =-6V, V _{GS} =0V, f=1MHz	N-Ch P-Ch		423 405		pF
C _{oss}	Output Capacitance		N-Ch P-Ch		86 130		
C _{rss}	Reverse Transfer Capacitance		N-Ch P-Ch		63 104		
t _{d(on)}	Turn-On Delay Time	N-Channel V _{DD} =10V, R _L =10Ω I _D =1A, V _{GEN} =4.5V, R _G =6Ω P-Channel V _{DD} =-6V, R _L =6Ω I _D =-1A, V _{GEN} =-10V, R _G =6Ω	N-Ch P-Ch		8.3 44.3		ns
t _r	Turn-On Rise Time		N-Ch P-Ch		19.6 28.6		
t _{d(off)}	Turn-Off Delay Time		N-Ch P-Ch		32 40.7		
t _f	Turn-Off Fall Time		N-Ch P-Ch		1.89 70.4		







Notes: a. Pulse test: pulse width ≤ 300μs, duty cycle ≤ 2%, Guaranteed by design, not subject to production testing.

b. Matsuki Electric/ Force mos reserves the right to improve product design, functions and reliability without notice.

DCC
正式發行





Dual N- and P-Channel 12-V (D-S) MOSFET

Typical Characteristics (T_J = 25°C Noted) **N-CHANNEL**



Dual N- and P-Channel 12-V (D-S) MOSFET

Typical Characteristics (T_J = 25°C Noted) **N-CHANNEL**




Dual N- and P-Channel 12-V (D-S) MOSFET


Typical Characteristics (T_J = 25°C Noted)

P-CHANNEL


On Resistance vs. Junction Temperature




On Resistance vs. Drain Current




Capacitance




On Resistance vs. Gate-to-Source Voltage







Threshold Voltage




On-Region Characteristics



Dual N- and P-Channel 12-V (D-S) MOSFET
 Typical Characteristics (T_J = 25°C Noted) **P-CHANNEL**



DFN 2x2 6L Dual Package Outline



SYMBOL	DIMENSIONS IN MILLIMETERS		
	MIN.	NOM.	MAX.
A	0.70	0.75	0.80
A1	0.00	0.02	0.05
A3	0.20 REF		
b	0.25	0.30	0.35
D	2.00 BSC		
D2	0.60	0.65	0.70
D3	0.60	0.65	0.70
E	2.00 BSC		
E2	0.81	0.86	0.91
e	0.65 BSC		
L	0.25	0.30	0.35
F	0.20 REF		
G	0.15	0.20	0.25

